Palestine Polytechnic University College of Applied Science



Prayer Electronic Calendar

Graduation Project

Prepared By :-

Abed AL-Rahman AL-Sharabaty
Mohammad ALqurnh
Nidal Idaiss

Supervisor: Dr. Ra'ed Amro



Prayer Electronic Calendar

Prepared By

Abed AL-Rahman AL-Sharabaty Mohammad ALqurnh Nidal Idaiss

> Supervisor: Dr. Ra'ed Amro

Graduation Project

Presented to Applied Electronics in the College of Applied Sciences

Palestine Polytechnic University

As a requirements for the Degree of Bachelors in Science in Applied Electronics

> Palestine Polytechnic University 2007

Palestine Polytechnic University Hebron – Palestine

Prayer Electronic Calendar

Prepared By

Abed AL-Rahman AL-Sharabaty Mohammad ALqurnh Nidal Idaiss

According to the instructions of the supervisors of this project and the acceptance of the members of the examining committee, the project is submitted to the department of applied electronics in applied science as partial full fillment for the bachelor degree.

2 Mark

The of the Department Signature

Supervisor Signature

Name:.....

27-5-2007 Dedication

Electronic Prayer Calendar

Prepared By

Abed AL-Rahman AL-Sharabaty
Mohammad ALqurnh
Nidal Idaiss

Supervisor: Dr. Ra'ed Amro

Palestine Polytechnic University-2007

Abstract

This project is very useful to Muslims, since the prayer is the most important thing in our religion, and its importance to announce for praying at the accurate time. Our project displays the real time along with and the time of the announcing for the five prayers along the year, and when the real time becomes equal of any prayer time, the athan will work.

ملخص المشروع

هذا المشروع عبارة عن مؤقته صلاة الكترونية تعرض الوقت الحقيقي للساعة بالإضافة لعرض أوقات الصلاة الخمسة وبشكل دوري على مدار السنة, وعند حلول موعد الأذان لأي صلاة فإنها تقوم بالأذان.




Table of Contents:-

Chapter One "Introduction"

| 1.1 Importance of the Project | 2 |
|---|----|
| 1.2 Main Idea of the Project | 2 |
| 1.3 Literature Review | |
| 1.4 Main Parts of the Project | 3 |
| 1.5 Cost of the Project. | 3 |
| 1.6 Project Contents | 4 |
| | |
| | |
| Chapter Two "Project Component | 11 |
| 2.1 Project Components | 6 |
| 2.3 First part (Power Supply) | .7 |
| 2.4 Second Part (Microprocessors System) | .8 |
| 2.4.1 Address Bus | 9 |
| 2.4.2 Data Bus | 10 |
| 2.4.3 Parallel I/O | 10 |
| 2.4.4 The Memory1 | 10 |
| 2.4.5 The Mapping of the Project | 1 |
| 2.5 Third Part (Output of the Calendar)1 | 3 |
| 2.6 Forth Part (Alathan Circuit)1 | 5 |

Chapter Three "Project System"

| 3.1 Project Operating System | 7 |
|--|-----|
| 3.2 Flowchart for the Project Program1 | 8 |
| 3.2.1 Displaying the Real Time | ě |
| 3.2.2 Determining the Start Address of the Month19 | |
| 3.2.3 Determining the Start Address of the Day20 | |
| 3.2.4 Displaying the Prayer Time22 | |
| | |
| | |
| Chapter Four "Practical Realization" | |
| 4.1 Display Circuit | |
| 4.2 Control Circuit26 | 200 |
| 4.3 The Real Time Clock Testing27 | |
| 4.4 Recommendations29 | |
| | |
| References30 | |
| Appendix 31 | |

List of Figures

| Figure 2.1: General Block Diagram7 |
|---|
| Figure 2.2: Block Diagram of Microprocessor System8 |
| Figure 2.3: Basics of Microprocessor system bus9 |
| Figure 2.4: Block Diagram of the Mapping12 |
| Figure 2.5: The Output Ports14 |
| Figure 2.6: The Athan Circuit |
| Figure 3.1 The Project System17 |
| Figure 3.2: Displaying the Real Time19 |
| Figure 3.3: Determining the Start Address of Month |
| Figure 3.4: Determine the Start Address of Day21 |
| Figure 3.5: Determine the Start Address of Day22 |
| Figure 3.6: Display the Time of Prayer23 |
| Figure 3.7: Compare the Real Time With the Time of Prayer25 |
| List of Table |
| Table 1.1 : Cost of the Project3 |
| Table 2.1: Address of The Real Time |

Chapter One

Introduction

Chapter One

Introduction

Motivation

Digital timing alarm has several and important applications in the nowadays technological life. It has the advantage of accuracy and flexibility.

The accurate execution of ALathan (pray - time) is of religious importance. However, and due to human error this is not always achieved. Furthermore, the increasing number of mosques makes the synchronization process of ALathan necessary, This would satisfy the Islam demand to displine.

1.1 Importance of the Project

This project which we called "prayer electronic calendar" is very useful to us as Muslims, because the prayer is the most important thing in our religion, and it's importance to announce for prayers at the accurate time. Also, this system of storing, controlling and displaying data could be used and applied for other purposes such as the timing of lectures in the university.

1.2 Main Idea of the Project

The general idea of the project is to store the time of prayer in a storage unit and uses the microprocessor to read this time and display it at a seven segment after comparing it with the real date and real time. The next step is to determine by the comparing programs the exact time of the prayer, then work on the interruption of the ALathan devices.

1.3 Literature Review

The idea of using the announcement system was applied in many countries and in some cities in Palestine. But this system was based on the principle of connecting all mosques of the city to one athan by using the wire system, If our project is applied in the mosque, we can perform the announcement in the city at the accurate time.

During our preparation for this project, we found a project with similar idea. However, this project (Digital Muezzin) was presented in August-2003. For more details see [1].

To achieve this purpose, certain computer programs can be used to calculate the time of prayer by determining the position of the city, the month and date, and enter it using specific equations. But, this program is designed to deal with computers.

1.4 Main Parts of the Project

The project is divided into two main parts. The first one is the hardware part and its elements, This part includes the selection of suitable integrated chips (ICs) for the project and connecting them in one circuit. The second part is the programming of the system which will execute all the goals of this project.

1.5 Cost of the Project

Table 1.1: Cost of the Project

| Parts | Quantity | Price (NIS) |
|--------|----------|-------------|
| 8085 | 1 | 15 |
| DS1643 | 1 | 40 |

| Resistance | 170 | 34 |
|-------------------|---------|-----------|
| IC 74373 | 28 | 70 |
| IC 7447 | 2 | 12 |
| 1C4514 | 1 | 2 |
| IC 74138 | 2 | 6 |
| 7-Segment Display | 24 | 276 |
| Board | 80cm | 75 |
| Wire | 25m | 20 |
| Capacitors | 30 | 15 |
| EPROM27C128 | 1 anter | 30 |
| Optocouplers | 2 | 6 |
| J-K Flip Flop | 2 | 6 |
| l'otal | | 700 (NIS) |

1.6 Project Contents

The report contains four chapters: In chapter one we give a general outlook about the project and its importance. In chapter two, we talk about the system model by using the block diagrams, figures and discussing the main idea of the principle. In chapter three, we discuss the operating system and the flowcharts of the project program. Chapter four, contains the practical realization of the project.

Chapter Two Project Components

Chapter Two

Project Components

2.1 Project Components

Our Project will display the pray times at seven segments and play the athan at its time. To built the project, we need special components including the following:-

- ✓ Power Supply
- ✓ Microprocessor (8085)
- ✓ Dallas real time clock (DS1643)
- ✓ EPROM (27C128).
- ✓ IC74138 (Decoder)
- ✓ IC7447 (Decoder)
- ✓ IC 4514(Decoder)
- ✓ IC74373 (Latch)
- ✓ Seven Segment
- ✓ Resistance
- ✓ Capacitors
- ✓ Sound Storage unit
- ✓ Optocouplers
- ✓ J-K Flip Flop
- ✓ Relay

2.2 General Block Diagram:

As we mentioned in the previous chapter, the project is consisted of two parts, hardware and software. The hardware system will be discussed in this part by using the block diagrams.




Figure 2.1: General Block Diagram

2.3 First part (Power Supply)

There are many types of power supply. Most are designed to convert high voltage AC main electricity to a suitable low voltage supply for electronic circuits and other devices. For our system model we need a 5VDC power supply.

2.4 Second Part (Microprocessors System)

Microprocessors are widely used as controlling components in all kinds of instruments. In this cases the microprocessor with its peripheral extensions is the most responsible component for the functionality of the project. If the microprocessor fails, the complete instrument will fail.

Therefore, it is very important to understand the major blocks inside the microprocessor based system. The Microprocessor is a device containing functions equivalent to a small computer's Central Processing Unit (CPU). It is capable of performing basic computer functions. It can be incorporated into system designs where such functions are required. A Microprocessor by definition means that this is only the central processing unit, with instruction decoder, registers and Arithmetic Logic processing Unit(ALU).




Figure 2.2: Block Diagram of Microprocessor System

The 8085 MPU performs the operation using three sets of communicating lines. They are: the address bus, the data bus, and the control bus, These buses are shown as groups in the figure 2.3.




Figure 2.3: Basics of Microprocessor system bus

2.4.1 Address Bus

The address bus is a group of 16 lines generally identified as A0 toA15, and this bus is unidirectional. The MPU uses the address bus to perform the first function which includes identifying a peripheral or a memory location.

This means numbering system of 16 binary bits and is capable of identifying 65536 memory registers, each register with 16 -bit address [4].

2.4.2 Data Bus

The data bus is a group of eight lines used for data flow. These lines are bidirectional data flow between the MPU, memory and peripheral device. The MPU uses the data bus to perform the second function which includes transferring binary information, The eight data lines enable the MPU to manipulate 8-bit data from 00 to FF.

2.4.3 Parallel I/O:

Parallel I/O is the most used in a simple microcomputer applications.

A parallel I/O means that there are a number of static inputs or output bits. These outputs can be used to drive some lights, to switch some relays, to drive a display And so on. The input bits can be used to read information from switches etc. A simple parallel I/O can be done by a simple register component like a 74LS373. With these components, the user can switch every bit as an input or output, so, these components are very flexible for many applications.

In this type of I/O mapping the MPU used eight address lines to identify an I/O device, which is known as peripheral-mapping. The 8-address lines can have 256 addresses; thus the MPU can identify 256 input devices and 256 output devices. [4]

2.4.4 The Memory

Every microprocessor system needs a memory block. In general, there are two types of memory:

- * Program memory.
- * Data memory.

Program memory is used to hold the application of the program. This must have a memory which doesn't lose its information when the power is shut down. At power up, the CPU begins to read the instructions from this memory. In most microprocessor applications, the program memory is a READ ONLY MEMORY (ROM). There are different types of ROM available. The most used one is the Electrically Programmable ROM (EPROM). This chip could be programmed with a special programmer and could be erased by applying ultra-violet light.

Data memory is used for the dynamic data which is generated by the application program and for the STACK. The stack is a portion of memory where the CPU saves its own internal registered data for calling a subroutine

2.4.5 The Mapping of the Project

In our project we need to use three kinds of memory. The EPROM to store the program and pray times. We need two registers to store one time of ALathan which means that we need to use 3650 register to store time of Alathan for the five times of prayer along the year. Also we want to use the DS1643 as an 8K x 8 nonvolatile static RAM with a full function Real Time Clock, because it has an internal real time clock which called Dallas. So the address of the memory will be:

1-EPROM address

The EPROM is a 8k memory chip that requires 13 address lines from A12 to A0; therefore only three high -order address lines (A15, A14, A13) must be decoded. To assign the starting address, 0000H, the logic levels of A15-A13 should be zero. By using the output O0 of the decoder to select the EPROM memory chip, address lines A15-A14 must be at logic 0. The address range of the EPROM is as follows:

2-The RAM Address

The 8K RAM requires 13 address lines from A12 to A0, and the memory chip will be selected by the output O1 of the decoder.

| A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 | A7 | A6 / | 45 A | 14 A | 3 / | 42 | A1 | A0 | |
|-----|-----|-----|-----|-----|-----|----|----|----|------|------|------|-----|----|----|----|--|
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |

The address range will be from 2000H to 3FFFH, and the table2 is for the address of the real time registers.




Figure 2.4: Block Diagram of the Mapping

The real time clock information resides in the eight uppermost RAM locations. The RTC registers contain year, month, date, day, hours, minutes, and second's data in 24-hour BCD format.

Table 2.1: Address of The Real Time

| ADDRESS | | | | DA | TA | | | | | |
|--|----------------|----------------|-------|-------|----------------|----------------|----------------|-----|--|-------------|
| | B ₇ | B _a | Bs | B_4 | B ₃ | B ₁ | B ₁ | Bo | FUNCTION | RANGE |
| 3FFF | - | | | - | | | | | V. | 20 A 7 S 24 |
| SFFE | v | X | 37 | | | | | -66 | Year | 00-99 |
| | -0 | Α. | X | | *** | - | | - | Month | 01-12 |
| 3FFD | X | X | 79.00 | | | - Proces | 200 | | Date | 01-31 |
| 3FFC | X | Ft | X | X | X | | 100 | - | 23,553,00 | |
| 3FFB | X | X | | | | | | | Day | 01-07 |
| 3FFA | | -/3 | 1000 | -0.01 | - | | - | - | Hour | 00-23 |
| The state of the s | X | 975 | - | -0.00 | | 44 | - | - | Minutes | 00-59 |
| 3FF9 | OSC | - | 100 | | - | | Ann. | | Seconds | 00-59 |
| 3FFB | W | R | X | X | X | X | w | | The state of the s | UU-29 |
| | | | 10 | - 13 | -1 | 1 | X | X | Corarol | A |

USC = STOP BIT

R = READ BIT X = UNUSED FT = FREQUENCY TEST

2.5 Third Part (Output of the Calendar)

The output of the calcular is divided into two types; the first one is the seven segments which will display the real time in hours and minutes, the date in month and day, the time of the alathan for the five prayer. For every number we need a seven segment, So, we need 24 seven segments. For every seven segment we need to use latch and decoder (7447 for CA segment) that convert the data from the BCD code to seven segment.

The output port address range is between 00 and FF and the selection of the port will be achieved by using the decoder 4514 output selection to choose the output port which includes 15 port of 7-segment and alathan circuit.




Figure 2.5: The Output Ports with 4514 Decoder

The input lines of the decoder were connected to the low address lines A0-A3 and its output (O0-O13) were connected to the enable of the segments latches. So, every two segments will dial as one port. The output lines selection O14,O15 were used to enable the ALathan circuits.

2.6 Fourth Part (The Alathan Circuit)

To store the ALathan sound in a storage unit chip, it must converted to the digital form, and when the time of ALathan fetches, the MPU will INT the Alathan Circuit, and the sound of ALathan will be converted to the analog form, then to amplifier and speaker.

We used a unit of sound where the ALathan was stored on, and it is required to be switched on or off only by the microprocessor with a digital circuit as shown in figure 2.6.




Figure 2.6: The ALathan Circuit

Chapter Three Programming

Chapter Three Programming

3.1 Project Operating System

The system of our calendar is very simple. The 8085 MPU will execute the program instructions, which include reading the real date time from the Dallas clock. Then, it reads the time of alathan of that date from the memory and display it. The time of hour in the Dallas and EPROM is in the 24-H system, so the program will convert it to 12-H system (AM& PM). Then, it displays it at the seven segments. After that it reads the real time from the Dallas clock, and compares it with the time of AL-Athan of that date which is stored in the EPROM. If the match occurs, it will interrupt the AL-athan circuit to play.




Figure 3.1: Project System

3.2 Flowchart for the Project Program

3.2.1 Displaying the Real Time




Figure 3.2: Displaying the Real Time

3.2.2 Determining the Start Address of Month




Figure 3.3: Determining the Start Address of Month

3.2.3 Determine the Start Address of Day




Figure 3.4: Determine the Start Address of Day




Figure 3.5: Determine the Start Address of Day

3.2.3 Display The Time of Prayer





Figure 3.6: Display the Time of Prayer

3.2.4 Compare the Real Time with the Time of Prayer






Figure 3.7: Compare the Real Time With the Time of Prayer

Chapter Four Practical Realization

Chapter Four

Practical Realization

This chapter contains the practical realization of the project and the steps of executing the project. We divided the work into four parts.

4.1 Display Circuit

First, we made a test on the display circuit design using the circuit maker simulation as the schematic 4. 1 and the simulation was done successfully. The second test was done by connecting the sample parts of the display circuit at the bred board.

After that we connected the display circuit at one board.

4.2 Control Circuit

This circuit is the most important part in the project. It was connected carefully as shown in schematic design 4. 2 by using the wire raping method, and the following tests were done.

1- The MPU Testing

Firstly the control circuit connection was tested using the ohmmeter to ensure that the connection is correct. Then, the output signals of the MPU like ALE signal was tested by using the oscilloscope.

2-The EPROM Testing

The other testing was for the EPROM by writing the following testing program and testing the output signal of the SOD (pin 4) of the microprocessor. A square wave was achieved which mean that the EPROM is working properly.

MVI A,0C

SIM

MVI A,40

SIM

JUMP 0000H

3- Real Time Clock Testing

First, the clock was adjusted manually at the bred board using logic switches to enter the values to the time registers as given in table 4.1.

Table 4.1: Adjusting Clock

| A3 | A2 | A1 | A0 | VALUE | STEP |
|----|----|----|----|---------|--------------------------|
| 1 | 0 | 0 | 0 | 80 | Enable Control Registers |
| 1 | 0 | 0 | 1 | 00 | Initialize Seconds =0 |
| 1 | 0 | 1 | 0 | Minutes | Initialize Minutes |
| 1 | 0 | 1 | 1 | Hour | Initialize Hour |
| 1 | 1 | 0 | 0 | Day | Initialize Day |
| 1 | 1 | 0 | 1 | Date | Initialize Date |
| 1 | 1 | 1 | 0 | Month | Initialize Month |
| 1 | 1 | 1 | 1 | Year | Initialize Year |
| 1 | 0 | 0 | 0 | 00 | Start counter |

After that, the Dallas was tested with the system by applying the program which reads the value of time and display it at the segment:-

START: LDA 3FFD

OUT 00H

LDA 3FFE

OUT 01H

LDA 3FFB

OUT 02H

LDA 3FFA

OUT 03

JMP START

4.3 The Athan Circuit

The ALathan circuit was designed and simulated at circuit maker. Then, it was tested at the bred board before connecting it to the control circuit.

4.4 Problems

The most problems was through programming the project. Since we deal with two cods of number (BCD&HEX) and it is necessary to convert from one to another in some operation.

4.5 Result

The project was worked successfully as we designed, the time of pray was displayed accurately.

4.6 Recommendations:

- 1-It is more effective to use a printed board circuit for this project because it is more effective for a lot of wire connection.
- 2- A big LCD could be used instead of the large number of seven segments. And it is more better for personal user.

References:

- [1]"Digital Muezzin"; Ahmad Hamdan, Belal Amro, Graduation Project for Palestine Polytechnic University, Hebron Palestine, 2003.
- [2] www.alldatashet.com.
- [3] http://www.kpsec.freeuk.com/.
- [4] Ramesh S.Gaonkar, "Microprocessor Architecture, Programming and Applications with 8085, Fifth Edition.
- [5] www.maxim-ic.comxim-ic.com.

Appendix

The Software

We store the times of prayer at the EPROM with the starting address 1000H.

Then, we write the program of the project which was implemented the flow chart in the previous chapter and download it to the EPROM at the starting address 0000H.

Assembly Program

| START: | LDA 3FFEH ANI 1FH | Read Value of Month From DALLAS |
|--------|------------------------------------|-----------------------------------|
| | OUT 03H LDA 3FFDH ANI 3FH | Read Value of Date From DALLAS |
| | OUT 02H CALL SUMUR LDA 3FFBH | Read Value of Hour From DALLAS |
| LAB: | CALL HOUR OUT 00H | |
| | LDA 3FFAH ANI EF OUT 01H | Read Value of Minutes From DALLAS |
| | CALL MONTH | Function of Determine the Month |

MONTH: LDA 3FFEH ANI 1FH CPI 01H JZ ONE

| JZ CPI | THREE 04H | | |
|-----------|--------------|---|--|
| | FOUR | | |
| CPI | 05H | | |
| JZ | FIVE | | |
| CPI | 06H | | |
| JZ | SIX | | |
| CPI | 0711 | | |
| JZ | SEVEN | | |
| CPI | 08H | | |
| JZ | EIGT | | |
| CPI | 09H | | |
| JZ | NINE | | |
| CPI | 10H | | |
| JZ | TEN | | |
| | 11H | | |
| | ELEVEN | | |
| | 12H | | |
| JZ | TWELV | | |
| | | | |
| LXI | H,1000H | Put pointer at Starting Address(M=1) | |
| CALL | ADRES | | |
| RET | | | |
| LXI | н,1136н | Put pointer at Starting Address(M=2) | |
| | ADRES | rat pointer at Starting Address (w. 2) | |
| RET | ADRES | | |
| ILL1 | | | |
| LXI | н,1258н | Put pointer at Starting Address(M=3) | |
| CALL | ADRES | | |
| RET | | | |
| LXI | н.138Ен | Put pointer at Starting Address(M=4) | |
| LAI | n, rooth | r or pointer at blanting reducess(M-4) | |

CPI

JZ CPI

ONE :

TWO:

THREE:

FOUR:

FIVE:

CALL ADRES

CALL ADRES

LXI H,14BAH

RET

RET

02H

03H

TWO

Put pointer at Starting Address(M=5)

| SIX: | LXI H, 15F0H CALL ADRES RET | Put pointer at Starting Address(M=6) |
|---------|--|---|
| SEVEN: | LXI H, 171CH CALL ADRES RET | Put pointer at Starting Address(M=7) |
| EIGHT: | LXI H, 1852H CALL ADRES RET | Put pointer at Starting Address(M=8) |
| NINE: | LXI H, 1988H CALL ADRES RET | Put pointer at Starting Address(M=9) |
| TEN: | LXI H, 1AB4II CALL ADRES RET | Put pointer at Starting Address(M=10) |
| ELEVEN: | LXI H, 1BEAH CALL ADRES RET | Put pointer at Starting Address(M=11) |
| TWELV: | LXI H, 1D16 H CALL ADRES RET | Put pointer at Starting Address(M=12) |
| ADRES: | LDA 3FFDH ANI 3FH OUT 02H | Function to Determine the Address of that Day |
| | SUI 01H MVI C,10H MOV B,A MVI A,00H | Order of Day=(date - 1)* 10 |
| ADDE: | ADD B DCR C JNZ ADDE | |
| CPI | MOV B,A 00H JNZ *** | |

*** JNZ DAD: CALL OUT RET Function to Display the Time of Pray MOV D,H OUT: MOV E,L CAL SUMUR MOV A,M CAL HOUR Display Time of Fajer OUT1: OUT 04H INX H MOV A,M OUT 05H INX H MOV A,M CALL HOUR Display Time of Dohor OUT 06H OUT2: INX II MOV A,M OUT 07H INX H MOV A,M CALL HOUR Display Time of Ascr OUT 08H OUT3: INX H MOV A,M OUT 09H INX H MOV A,M CALL HOUR Display Time of Magreb OUT OAH OUT4: INX H MOV A,M OUT OBH INX H

H,1000H

LXI

INX

DCR B

JMP DAD

H

MOV A,M CALL HOUR Display Time of Esha OUT OCH OUT5: INX H MOV A.M OUT ODH MOV H,D MOV L,E RET Determine the Time of Alathan MOV B,M TIME: LDA 3FFAH DALL: ANI EF OUT 01H LDA 3FFBH CPI 01H START JZ SUB B If Real Time Less than Time of Pray Time DALL IM If Real Time Larger than Time of Pray Time NEX JP INX H MOV B,M LDA 3FFAH MINUT: EF ANI OUT 01H SUB B MINUT JM JP CALL ATHAN JMP II INX H NEX: H INX II : JMP TIME Function of Alathan Circuite 1FFBH ATHAN: LDA 3FH ANI Determine if the Athan is Fajer or not CPI 06H FAG JC OUT OFH CALL DELAY3 RET OUT OEH

FAG:


CALL DELAY4 RET


IR:

action For The Sumer &Winter Time

| ANI 1FH CPI 04H JZ COM JC SHAT CPI 10H JNC SHAT | Compare if The Month Between 04 &10 |
|---|-------------------------------------|
| JZ COM JC SHAT CPI 10H | Compare if The Month Between 04 &10 |
| JC SHAT CPI 10H | |
| CPI 10H | |
| | |
| TATO CITATE | |
| JINC BRAI | |
| JZ DAY | |
| JC PLUS | |
| LDA 3FFD | |
| ANI 3FH | |
| CPI 07H | |
| JZ PLUS | |
| JNC PLUS | |
| JC SHAT | (**) |
| LDA 3FFD | |
| ANI 3FH | |
| CPI 23H | |
| JZ SHAT | |
| JNC SHAT | |
| MVI C,01 | Add One Hour to the Time |
| JMP RET | , and sale and to the Time |
| MVI C,00 | |
| RET | |
| 0.22.27 | |
| n For 24/12 System. | |

| ADD | C | |
|-----|-----|-------------------------|
| CPI | 12H | Convert From 24to AM/PM |
| JC | LAB | |
| JZ | LAB | |
| SUI | 12H | |
| RET | | |





128K (16K x 8) CMOS EPROM

EATURES

igh speed performance

120 ns access time available

MOS Technology for low power consumption

20 mA Active current

100 µA Standby current

story programming available

insertion-compatible plastic packages

D aids automated programming

parate chip enable and output enable controls

speed "express" programming algorithm

anized 16K x 8: JEDEC standard pinouts

E-pin Dual-In-line package

P-pin PLCC Package

35-pin SOIC package

lace and real

allable for the following temperature ranges:

=dustrial:

Commercial: 0°C to +70°C -40°C to +85°C

-- motive:


-40°C to +125°C

CRIPTION

crechlp Technology Inc. 27C128 is a CMOS (electrically) Programmable Read Only Meme device is organized as 16K words by 8 bits les). Accessing individual bytes from an ransition or from power-up (chip enable pin is accomplished in less than 120 ns. CMOS and processing enables this part to be used in where reduced power consumption and high ⇒ a requirements.A complete family of packaffered to provide the most flexibility in applicaauriage mount applications, PLCC, SOIC, or aging is available. Tape and reel packaging mable for PLCC or SOIC packages. UV erascons are also available.

amily of packages is offered to provide the by in applications. For surface mount appli-RCC or SOIC packaging is available. Tape - Raging is also available for PLCC or SOIC

PACKAGE TYPES



ELECTRICAL CHARACTERISTICS

Maximum Ratings*

and input voltages w.r.t. Vss......-0.6V to +7.25V voltage w.r.l. Vss during =mming-0.6V to +14V ee on A9 w.r.t. Vss-0.6V to +13.5V but voltage w.r.t. Vss-0.6V to Vcc +1.0V e temperature-85°C to +150°C temp. with power applied -65°C to +125°C

Stresses above those listed under "Maximum Railings"

se permanent damage to the device. This is a stress ratand functional operation of the device at those or any aditions above those indicated in the operation listings of effication is not implied. Exposure to maximum rating conextanded periods may affect device reliability,

TABLE 1-1: PIN FUNCTION TABLE

| Name | Function |
|---------|--|
| A0-A13 | Address Inputs |
| CE | Chip Enable |
| ŌĒ | Output Enable |
| PGM | Program Enable |
| VPP | Programming Voltage |
| 00 - 07 | Data Output |
| Vcc | +5V Power Supply |
| Vss | Ground |
| NG | No Connection; No Internal Connections |
| NU | Not Used; No External Connection Is Allowed |

€1-2: READ OPERATION DC CHARACTERISTICS

Vcc = +5V (±10%)

Commercial:

Tamb = 0°C to +70°C

Industrial:

Tamb = -40°C to +85°C

Extended (Automotive): Temp = -40°C to +125°C

| trameter | W. in | - | Laurence Laurence | Monded (/ | | I some | 18mb = -40°C to +125°C |
|---------------|------------------|--------------------------------------|-------------------|-------------|---------------|----------------|---|
| ameter | Part* | Status | Symbol | Min. | Max. | Units | Conditions |
| 11999 | all | Logic "1" Logic "0" | VIH | 2.0 -0.5 | Voc+1 0.8 | V | |
| tage | all | | lu | -10 | 10 | μА | VIN = 0 to Vcc |
| rages | all | Logic "1" Logic "0" | Van Val | 2.4 | 0.45 | V | IOH = -400 μA IOL = 2.1 mA |
| age | all | _ | ILO | -10 | 10 | μА | Vour = 0V to Vcc |
| ence | all | - | CIN | - | 6 | pF | VIN = 0V; Tamb = 25°C; f = 1 MHz |
| estance . | all | - | Cour | - | 12 | pF | Vout = 0V; Tamb = 25°C; f = 1 MHz |
| Current, | C I.E | TTL input TTL input | loca loca | 1.1 | 20 25 | | VCC = 5.5V; VPP = VCC f = 1 MHz; OE = OE = VIL; lout = 0 mA; VIL = -0.1 to 0.8V; VIH = 2.0 to VCC; Note 1 |
| Current, | C I, E all | TTL input TTL input CMOS input | lcc(s) | 111 | 2 3 100 | mA mA μA | CE = Vcc ± 0,2V |
| nent stage | lla lls | Read Mode Read Mode | IPP Vpp | Vcc-0.7 | 100 Voc | μA V | VPP = 5.5V |

ercial Temperature Range; I, E=Industrial and Extended Temperature Ranges ective current increases .75 mA per MHz up to operating frequency for all temperature ranges.

TABLE 1-3: READ OPERATION AC CHARACTERISTICS

AC Testing Waveform: VIH = 2.4V and VIL = 0.45V, VOH = 2.0V VOL = 0.8V Output Load: 1 TTL Load + 100 pF


10 ns Input Rise and Fall Times:

Ambient Temperature: Tamb = 0'C to +70'C Commercial:

Industrial: Tamb = -40°C to +85°C Extended (Automotive): Tamb = -40°C to +125°C

| Parameter | | p | p | | | 27C1 | 28-15 | 27C12B-17 | | 27C128-20 | | 27C128-25 | | 1 | |
|---|------|-----|-----|-----|-----|------|-------|-----------|-----|-----------|-----|-----------|------------|---|--|
| r di bilietei | Sym | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Units | Conditions | | |
| Address to Output Delay | tacc | _ | 120 | 1 | 150 | | 170 | - | 200 | - | 250 | ns | CE=OE=VIL | | |
| CE to Output Delay | ICE | - | 120 | - | 150 | - | 170 | - | 200 | - | 250 | กร | DE=VIL | | |
| OE to Output Delay | tos | - | 65 | _ | 70 | _ | 70 | _ | 75 | - | 100 | ns | CE=VIL | | |
| CE or OE to O/P High Impedance | toff | 0 | 50 | 0 | 50 | 0 | 50 | 0 | 55 | 0 | 60 | ns | | | |
| Output Hold from Address CE or OE, whichever occurs first | ton | 0 | 10 | 0 | | 0 | - | 0 | - | 0 | - | пв | | | |

FIGURE 1-1: READ WAVEFORMS



BLE 1-4: PROGRAMMING DC CHARACTERISTICS

Ambient Temperature: Tamb = 25°C ± 5°C

| Parameter | Status | Symbol | Min | Max. | and the second | 7. lamb = 25°C ± 5°C VPP = 13.0V ± 0.25V |
|------------------------|----------|--------|------|--------------|--|---|
| nahas | Logic*1* | VIH | - | - | Units | Conditions |
| akago | Logic"0* | VIL | -0.1 | VCC+1 0.8 | V | |
| oltagas | | 14 | -10 | 10 | | |
| -unages | Logic*1" | Voh | | | μA | VIN = DV to VCC |
| ent, program & verify | Logic*0" | VOL | 2.4 | 0.45 | V | IOH = -400 nA |
| | - 1 | ICC2 | | | | IOL ≈ 2.1 mA |
| nl, program | _ | | | 20 | mA | Note 1 |
| t Identification | - | IPP2 | - | 25 | mA | Note 1 |
| oc must be applied sir | | VH | 11.5 | 40. | The state of the s | NOIB 1 |

Voc must be applied simultaneously or before VPP and removed simultaneously or after VPP


€1-5: PROGRAMMING AC CHARACTERISTICS

==m, Program Verify AC Testing Waveform: ViH=2.4V and ViL=0.45V; VoH=2.0V; VoL=0.8V gam Inhibit Modes Amblent Temperature: Tamb≈25°C± 6°C VCC= 6.6V ± 0.26V, VPP = VH = 13.0V ± 0.25V

| Parameter Set-Up Time | .5V ± 0.25V, VPP = | | in | Max | 7 | |
|--|--------------------|----|----|-----|----------|----------------|
| MAUp Time | las | 1 | | | + | Remarks |
| tild Time | tos | 2 | + | - | LIS. | |
| Hold Time | EDH | 2 | 1 | - | μs | - |
| Say (2) | LAH | 0 | 1 | - | Jus | |
| Hip Time | tor | 0 | | 130 | µs ns | |
| Pulse Width (1) | tvcs | 2 | 1 | - 1 | HS | |
| 9 Time | try | 95 | 1 | 06 | | 105 |
| Time | ices | 2 | 1. | - | μя | 100 µs lypical |
| la Time | toes | 2 | 1- | - | IIS | |
| from OE | tvps | 2 | 1 | | hs | |
| s express algorithm, initial programmir is parameter is only sampled and not ger driven (see timing dispram) | tos | - | 10 | 10 | nn | |

s parameter is only sampled and not 100% tested. Output float is defined as the point where data is no

FIGURE 1-2: PROGRAMMING WAVEFORMS (1)



MBLE 1-6: MODES

| Operation Mode | CE | DE | - | | | |
|---|------|------|-----|-----|-------|-------------------------|
| ed . | | | PGM | VPP | A9 | 00 07 |
| gram | VII. | VIL. | ViH | Voc | X | 00 - 07 |
| mem Varify | VIL | VIH | VIL | VH | 1 1/2 | Dout |
| 100-100-100-100-100-100-100-100-100-100 | ViL | VIL | ViH | 1 | × | DIN |
| am inhibit | VIH | × | X | VH | X | Dout |
| idby | VIH | X | | -VH | × | High Z |
| out Disable | VIL | VIH | X | Vcc | × | High 2 |
| =y | VIL | 400 | VIH | Voc | × | |
| lon't Care | 100 | VIL | ViH | Vcc | VH | High Z Identity Code |

Read Mode

Timing Diagrams and AC Characteristics)

Mode is accessed when

E pin is low to power up (enable) the chip

TE pin is low to gate the data to the output

For Read operations, if the addresses are stable, the address access time (tACC) is equal to the delay from CE to output (tox). Data is transferred to the output after a delay from the falling edge of OE (IOE).

1.3 Standby Mode

The standby mode is defined when the CE pin is high (VIH) and a program mode is not defined.

When these conditions are met, the supply current will drop from 20 mA to 100 µA.

1.4 Output Enable

This feature eliminates bus contention in microprocessor-based systems in which multiple devices may drive the bus. The outputs go into a high impedance state when the following condition is true:

· The OE and PGM pins are both high.

1.5 Erase Mode (U.V. Windowed Versions)

Windowed products offer the capability to erase the memory array. The memory matrix is erased to the all 1's state when exposed to ultraviolet light. To ensure complete erasure, a close of 15 watt-second/cm² is required. This means that the device window must be placed within one inch and directly undemeath an ultraviolet lamp with a wavelength of 2537 Angstroms, intensity of 12,000μW/cm² for approximately 20 minutes.

1.6 Programming Mode

The Express Algorithm has been developed to improve the programming throughput times in a production environment. Up to ten 100-microsecond pulses are applied until the byte is verified. No overprogramming is required. A flowchart of the express algorithm is shown in Figure 1-3.

Programming takes place when:

- Voc is brought to the proper voltage,
- b) VPP is brought to the proper VH level,
- c) the CE oin is low.
- d) the OE pin is high, and
- the PGM pin is low.

Since the erased state is "1" in the array, programming if "0" is required. The address to be programmed is set as pins A0-A13 and the data to be programmed is premitted to pins O0-O7. When data and address are state, OE is high, CE is low and a low-going pulse on the ISM line programs that location.

1.7 Verify

After the array has been programmed it must be verified to ensure all the bits have been correctly programmed. This mode is entered when all the following conditions are met:

- a) Vcc is at the proper level,
- b) VPP is at the proper VH level,
- c) the CE line is low.
- d) the PGM line is high, and
- e) the OE line is low.

1.8 Inhibit

When programming multiple devices in parallel with different data, only CE or PGM need be under separate control to each device. By pulsing the CE or PGM line low on a particular device in conjunction with the PGM or CE line low, that device will be programmed; all other devices with CE or PGM held high will not be programmed with the data, although address and data will be available on their input pins (i.e., when a high level is present on CE or PGM); and the device is inhibited from programming.

1.9 Identity Mode

In this mode specific data is output which identifies the manufacturer as Microchip Technology Inc. and device type. This mode is entered when Pin A9 is taken to VH (11.5V to 12.5V). The CE and OE lines must be at VII. A0 is used to access any of the two non-erasable bytes whose data appears on O0 through O7.

| Pin | Input | | | | 0 | out | put | | | |
|------------------------------|-------|-----|---|---|-----|-----|-----|---|---|----------|
| Identity | AO | 0 7 | 0 | 5 | 0 4 | 0 | 0 2 | 0 | 0 | Hex |
| Manufacturer Device Type* | VIL | 0 | 0 | 1 | 0 | 1 0 | 0 | 0 | 1 | 29 83 |

^{*} Code subject to change



DS1643 Nonvolatile Timekeeping RAM

FEATURES

- Form, fit, and function compatible with the MK48T08 Timekeeping RAM
- Integrated NV SRAM, real time clock, crystal, powerfall control circuit and lithium energy source
- . Standard JEDEC bytewide 8K x 8 static RAM pinout
- Clock registers are accessed identical to the static RAM. These registers are resident in the eight top RAM locations.
- Totally nonvoistile with over 10 years of operation in the absence of power
- Access times of 120 ns and 160 ns
- Quartz accuracy ±1 minute a month @ 25°C, factory call hosted
- BCD coded year, month, date, day, hours, minutes, and seconds with leap year compensation valid up to 2100
- Power-fall write protection allows for ±10% V_{CC} power supply tolerance

ORDERING INFORMATION


DS1643-XXX 28-pin DIP module

-120 120 ns access -150 150 ns access

DESCRIPTION

The DS1643 is an 6K x 8 nonvolatile static RAM with a full function real time clock which are both accessible in a bytewide format. The nonvolatile time keeping RAM is pin and function equivalent to any JEDEC standard 8K x 8 SRAM. The device can also be easily substituted in ROM, EPROM and EEPROM sockets providing read/write nonvolatility and the addition of the real time clock function. The real time clock information resides in the eight uppermost RAM locations. The RTC registers contain year, month, date, day, hours, minutes, and seconds data in 24 hour BCD format. Corrections for the day of the month and leep year are made automatically.

PIN ASSIGNMENT



28-PIN ENCAPSULATED PACKAGE (700 MIL EXTENDED)

The RTC clock registers are double buffered to avoid access of incorrect data that can occur during clock update cycles. The double buffered system also prevents time loss as the timekeeping countdown continues unabated by access to time register data. The DS1643 also contains its own power-fail circuitry which deselects the device when the V_{CC} supply is in an out of tolerance condition. This feature prevents loss of data from unpredictable system operation brought on by low V_{CC} as orrant access and update cycles are avoided.

PIN DESCRIPTION

A0-A12 - Address Input

E - Chip Enable

E - Output Enable

E - Write Enable

C - No Connection

C - +5 Volts

SND - Ground


DQ0-DQ7 - Date input/Output

CLOCK OPERATIONS-READING THE CLOCK

while the double buffered register structure reduces the mance of reading incorrect data, internal updates to the

DS1643 clock registers should be halted before clock data is read to prevent reading of data in transition. However, halting the internal clock register updating process does not affect clock accuracy. Updating is halted when a one is written into the read bit, the seventh most significant bit in the control register. As long as a one remains in that position, updating is halted. After a halt is issued, the registers reflect the count, that is day, date, and time that was current at the moment the halt command was issued. However, the internal clock registers of the double buffered system continue to update so that the clock accuracy is not affected by the access of data. All of the DS1643 registers are updated simultaneously after the clock status is reset. Updating is within a second after the read bit is written to zero.

DS1643 BLOCK DIAGRAM Figure 1



DS1643 TRUTH TABLE Table 1

| Vcc | CE | CE2 | ŌE | WE | MODE | DQ | POWER |
|---------------------|-----------------|----------------|-----|-----|----------|----------|------------------------|
| 5 VOLTS ± 10% | VeH | × | X | X | DESELECT | HIGH Z | STANDBY |
| | × | VIL | Х | Х | DESELECT | HIGH Z | STANDBY |
| | V _{IL} | ViH | X | VIL | WRITE | DATA IN | ACTIVE |
| | ViL | V _H | VIL | VIH | READ | DATA OUT | ACTIVE |
| | VIL | ViH | VIH | VIH | READ | HIGH Z | ACTIVE |
| <4.5 VOLTS >VBAT | × | X | × | х | DESELECT | HIGH Z | CMOS STANDBY |
| <v<sub>BAT</v<sub> | × | Х | х | × | DESELECT | HIGH Z | DATA RETENTION MODE |

SETTING THE CLOCK

The 8-bit of the control register is the write bit. Setting the write bit to a one, like the read bit, haits updates to the DS1643 registers. The user can then load them with the correct day, date and time data in 24 hour BCD format. Resetting the write bit to a zoro then transfers those values to the actual clock counters and allows normal operation to resume.

STOPPING AND STARTING THE CLOCK OSCILLATOR

The clock oscillator may be stopped at any time. To increase the shelf life, the oscillator can be turned off to minimize current drain from the battery. The OSC bit is the MSB for the seconds registers. Setting It to a 1 stops the oscillator.

FREQUENCY TEST BIT

Bit 6 of the day byte is the frequency test bit. When the frequency test bit is set to logic "1" and the oscillator is

running, the LSB of the seconds register will toggle at 512 Hz. When the seconds register is being read, the DQ0 line will toggle at the 512 Hz frequency as long as conditions for access remain valid (i.e., CE low, OE low, CE2 high, and address for seconds register remain valid and stable).

CLOCK ACCURACY

The DS1643 is guaranteed to keep time accuracy to within ±1 minute per month at 25°C. The clock is call-brated at the factory by Dallas Semiconductor using special calibration nonvolatile tuning elements. The DS1643 does not require additional calibration and temperature deviations will have a negligible effect in most applications. For this reason, methods of field clock calibration are not available and not necessary. Attempts to calibrate the clock that may be used with similar device types (MK48T08 family) will not have any effect even though the DS1843 appears to accept calibration data.

DS1643 REGISTER MAP - BANK1 Table 2

| | | DATA | | | | | | | | FUNCTION | |
|-----------|-----|----------------|-------|-----|----------------|----------------|----------------|----------------|-----------|----------|--|
| ADDRESS | 87 | B ₅ | Bs | 84 | B ₃ | B ₂ | B ₁ | B ₀ | | | |
| | 07 | -0 | -0 -0 | | | _ | = | * | YEAR | 00-99 | |
| 1FFF | - | - | - X | 100 | | - | - | 27 | MONTH | 01-12 | |
| 1FFE | × | Х | _^ | | | | 12 | - | DATE | 01-31 | |
| 1FFD | X | X | - | - | 7007 | | | | DAY | 01-0 | |
| 1EFC | X | FT | X | × | × | - | * | - | | 00-2 | |
| 1FFB | X | X | - | - | - | - | | - | HOUR | | |
| CAR CASTA | X | | _ | _ | - | 2 | 4 | + | MINUTES | 00-5 | |
| 1FFA | | | _ | | -20 | 10 | - | - | SECONDS | 00-5 | |
| 1FF9 | OSC | - | - | | | | | Х | CONTROL | A | |
| 1FF8 | W | R | Х | X | х | X | Х | - | - FREQUEN | - | |

OSC = STOP BIT = WRITE BIT R = READBIT = UNUSED

NOTE:

All indicated "X" bits are not dedicated to any particular function and can be used as normal RAM bits.

RETRIEVING DATA FROM RAM OR CLOCK

The DS1643 is in the read mode whenever WE (write enable) is high and CE (chip enable) is low. The device architecture allows ripple-through access to any of the effress locations in the NV SRAM. Valid data will be mellable at the DO pins within the after the last address input is stable, providing that the CE and OE access mes and states are satisfied. If CE or OE access times se not met, valid date will be available at the latter of pip enable access (toga) or at output enable access The (topa). The state of the data input/output pins (DQ) a controlled by CE and OE. If the outputs are ectivated before t_{AA}, the data lines are driven to an intermediate fals until tAA. If the address inputs are changed while Eand OE remain valid, output data will remain valid for adjout data hold time (toH) but will then go indeterminate the next address access.

WRITING DATA TO RAM OR CLOCK

The DS1643 is in the write mode whenever WE and CE are in their active state. The start of a write is referenced to the latter occurring transition of WE or CE. The addresses must be held valid throughout the cycle. CE or WE must return inactive for a minimum of two prior to the Initiation of another read or write cycle. Data in must be valid too prior to the end of write and remain valid for on afterward. In a typical application, the OE signal will be high during a write cycle. However, OE can be active provided that care is taken with the data bus to avoid bus contention. If OE is low prior to WE transitioning low the data bus can become active with read data defined by the address inputs. A low transition on WE will then disable the outputs twez after WE goes active.

DATA RETENTION MODE

when V_{CC} is within nominal limits (V_{CC} > 4.5 volts) the DS1643 can be accessed as described above by read or write cycles. However, when V_{CC} is below the power-fall point V_{PF} (point at which write protection occurs) the internal clock registers and RAM is blocked from access. This is accomplished internally by inhibiting access via the CE and CE2 signals. When V_{CC} falls below the lavel of the internal battery supply, power input is switched from the V_{CC} pin to the internal battery and cook activity, RAM, and clock data are maintained from the battery until V_{CC} is returned to nominal level.

INTERNAL BATTERY LONGEVITY

The DS1643 has a self contained lithium power source mat is designed to provide energy for clock activity, and

clock and RAM data retention when the V_{CC} supply is not present. The capability of this internal power supply Is sufficient to power the DS1643 continuously for the life of the equipment in which it is installed. For specification purposes, the life expectancy is 10 years at 25°C with the internal clock oscillator running in the absence of Vcc power. The DS1643 is shipped from Dallas Semiconductor with the clock ascillator turned off, so the expected life should be considered to start from the time the clock oscillator is first turned on. Actual life expectancy of the DS1643 will be much longer than 10 years since no internal lithium battery energy is consumed when Voc is present. In fact, in most applications, the life expectancy of the DS 1643 will be approximately equal to the shelf life (expected useful life of the fithium bettery with no load attached) of the lithium bettery which may prove to be as long as 20 years.

8085A

8-Bit Microprocessor

MILITARY INFORMATION


DISTINCTIVE CHARACTERISTICS

- SMD/DESC qualified
- 3- and 5-MHz selections available
- On-only system controller; advanced cycle status information available for large system control
- Four vectored interrupts (one is non-maskable)
- · On-chip clock generator (with external crystal, LC or R/C network]
- Senal-in/earial-out port
 Decimal, binary, and double-precision arithmatic
- Direct addressing capability to 64K bytes of memory
- 1.3 µs instruction cycle (8085A)
- 0.8 µs instruction cycle (8085A-2)
- 100% software-compatible with 8080A
- Single +5 V power supply

GENERAL DESCRIPTION

The 8085A is a new generation, complete 8-bit parallel central processing unit (CPU). Its instruction set is 100% software compatible with the 8080A microprocessor, Spacifically, the 8086A incorporates all of the features that the 8224 (clock generator) and 8228 (system controllar) provided for the 8080A. The 8085A-2 is a faster version of the 8085A. The 8085A is a 3-MHz CPU with 10% supply tolerances and lower power consumption.

The 8085A uses a multiplexed data bus. The address is split between the 6-bit address bus and the 8-bit data bus. The on-chip address latches of 8155H/56H memory products allow a direct interlece with 8085A. The 8085A components, including various timing-compatible support chips, allow system speed optimization.



CONNECTION DIAGRAM Top View DIPS




CD005564

Note: Pin 1 is marked for orientation.

MILITARY ORDERING INFORMATION

Standard Military Drawing (SMD)/DESC Products

AMD products for Aerospece and Defense applications are available in several packages and operating ranges. Standard Military Drawing (SMD)/DESC products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for SMD/DESC products is formed by a combination of: a. Military Drawing Part Number b. Device Type c. Case Outline d. Lead Finish



Valid Combinations

| Valid | Combinations |
|---------|--------------|
| 7901001 | QX |


Valid Combinations list configurations planned to be supported in volume for this davice. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released valid combinations.

> Group A Tests Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11,

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of a. Device Number

c. Device Class

d. Package Type e. Lead Finish



| Valid 0 | combination |
|---------|-------------|
| ASES | ACE! |
| 85A-2 | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to chack for nawly released valid combinations.

Group A Tesis

Group A lests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

ABSOLUTE MAXIMUM RATINGS

| Storage Temperature | |
|------------------------|--------------|
| Voltage on Any Pin | |
| With Respect to Ground | -0.6 to +7 V |
| Power Dissipation | 15 W |

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure, Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

| Military (M) Device | 18 | |
|----------------------------------|-----------------|-----|
| Temperature (T Supply Vortage | C)55 k (VCc) | 4.6 |

Operating ranges deline those limits between which the functionality of the device is guaranteed

DC CHARACTERISTICS over operating range (for SMD/DESC and APL Products, Group A, Subgroups 1, 2, 3 are tosted unless otherwise noted)

| Parameter Symbol | Parameter Description | **** | _ | | _ |
|---------------------|-----------------------------|---|----------|------------|------|
| VIL | Input LOW Voltage | Test Conditions | Min. | Max. | Unit |
| VM | Input HSH Voltage | Vcc = 5 V ±10% | -0.5" | +0.9 | V |
| VOL | Output LOW Vallage | Voc = 5 V ± 19% | 195347 | Von + 0.5* | V |
| VOH: | Output HIGH Voltage | OH = -400 HA VO = 5 V + 14 V | P COLL S | 0.45 | V |
| cc | Power Supply Current | Von - 400 po Von - 5 via 10 vi | 2.4 | | V |
| 1.1 | input Leakage, Except Pin 1 | | | 200 | mA |
| IL2 | Inout Leakage, Pig 1 | N N N N N N N N N N N N N N N N N N N | | 210 | MA |
| LO | Cutput Lanks | V. VIN - VCC to O V | | 170 | μA |
| /ILR | IMPACT SEEM BESIN | Voc = 5.6 V. Vout = Voc to 45 V Voc = 5 V ±10% | | ±10 | μA |
| HR | Input the Book RESET | Voc = 5 V ±10% | -0.8* | +00 | V |
| 'mx | Hystersein, FESET | VCC = 5 V 110% | 2,4 | Voc +0.5" | V |
| *Guaranta | and has also | 100 - 0 1 1 0 70 | 0.25 | | 30 |

"Guaranteed by design; not fested

Notes: 1. Igg is measured while running a functional pattern with no loads applied.

SWITCHING CHARACTERISTICS over operating range (for SMD/DESC and APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

| Parameter | Parameter | 8085A (Note 2) | | 8085A-2 (Note 2) | | |
|--------------|---|--------------------|------|---------------------|------|------------|
| Symbol | Description | Min. | Max. | Min. | Max | Unit |
| forc | CLK Cycle Feriod | 920 | 2000 | 200 | 2000 | OR. |
| ly. | CLK LOW Time (Standard CLK Leading) | 80 | | 40 | 2000 | rus rus |
| 12 | CLK HIGH Time (Standard OLK Loading) | 120 | | 70 | | re |
| 4. 11 | CLK Rise and Fall Time | | 30 | | 30 | re |
| txxa | X ₁ Rising to CLX Rising | 20 | 120 | 20 | 100 | Tie. |
| txic | X ₁ Rising to GLK Failing | 20 | 150 | 20 | 110 | ns |
| TAG | As 15 Valid to Leading Edge of Control (Note 1) | 270 | | 115 | | ns |
| IACL | Ag-y Valid to Leading Edge of Control | 240 | - T | 115 | | ne ne |
| IAD | Ap-15 Valid to Velid Date In | | 575 | | 350 | res |
| I AFR | Address Float After Leading Edge of READ (INTA) | | 0 | | 0 | ne |
| M | As-15 Valid Before Trailing Edge of ALE (Note 1) | 90 | | 50 | | 08 |
| TALL | Ag.y Valid Before Trailing Edge of ALE | 70 | | 5C | | 708 |
| TARY | READY Valid from Address Valid | | 220 | and a | 100 | 7/3 |
| TCA | Address (Ag., s) Valid After Control | 120 | 4 | 100 | 100 | - Da |
| 100 | Wight of Cararol LDW (RD, WR, 197A) Edge of ALE | 400 | | 200 | | ris |
| tou | Trailing Edge of Control to Leading Edge of ALE | 50 | 21 | 25 | | m |
| (CM | Data Valid to Trailing Edge of WRITE | 420 | - | 230 | | ns. |
| 1HABE | HLCIA to Bus Enable | 100 | 210 | | 150 | 700 |
| THASE | Bus Float After HLDA | THE PARTY NAMED IN | 210 | | 150 | 750 |
| NACK | HLDA Valid to Trailing Edge of CLK | 170 | | 40 | 144 | ne |
| Non | HOLD Hold Time | 0 | | D | | tin . |
| HOS | HOLD Selvo Time to Tretting Edge of CLK | 170 | | 120 | | 08 |
| INH | INTR Pald Time | 0 | | 0 | | ne |
| tins | INTR RST, and TRAP Setup Tion to Failing Edge of CLK | 160 | | 150 | | ris |
| ILA: | Address Hold Time After All | 100 | | 50 | | ns |
| tic | Trailing Edge of ALE of Control of Control | 130 | | 60 | | PB PB |
| tuck | ALE LOW DIVING CONTRACT | 100 | | 50 | | ns |
| LOA. | ALE to Vold Detracting Read | | 480 | | 270 | 710 |
| LOW | ALE to Valid Data Daring Write | | 200 | | 120 | 78 |
| tu | ALE Wieth | 140 | | 80 | | 78 |
| tLay | ALE IO READY Stabin | | 110 | | 30 | rhs |
| PAE | Trating Edgs of READ to Re-Enabling of Address | 150 | | 90 | | ns |
| lap day | READ (or INTA) to Valid Data | | 300 | | 160 | ns |
| tev | Control Trailing Eage to Leading Eage of Next Control | 400 | | 220 | | 116 |
| IADH . | Data Hold Time Alliw READ INTA (Note 6) | 0 | | 0 | | ns |
| HYH | READY Hold Time | 0 | | 0 | | 715 |
| AYS . | READY Setup Time to Leading Euge of CLK | 110 | | 100 | | Pe |
| WD | Data Valid After Training Edge of WRITE | 100 | | 60 | | ra. |
| WDL | LEADING Edge of WRITE to Cats Valid | | 40 | | 20 | 08 |

Notes: 1. A₅ - A₁₅ address Space apply to 10/17. S₅, and S₁, except A₈ - A₁₅ are undefined during T₄ - T₅ of CF cycle; whereas, ICVM, S₆, and S₁ are stable.

6. Data hold time is guaranteed under all loading conditions.

^{2.} Test conditions: $t_{\text{CVC}} = 320 \text{ ns}$ (8085A)/200 ns (8085A-2); $C_{\text{L}} = 100 \text{ pF}$, $V_{\text{CC}} = 5 \text{ V} \pm 10\%$, $V_{\text{L}} = .45 \text{ V}$, $V_{\text{DL}} \approx 2.4 \text{ V}$; $V_{\text{CL}} \approx .8 \text{ V}$, $V_{\text{CL}} = .8 \text{ V}$, $V_{\text{CL}} = .8 \text{ V}$. $V_{\text{CL}} = .8 \text{ V}$, $V_{\text{CL}} = .8 \text{ V}$, $V_{\text{CL}} = .8 \text{ V}$. 3. For all output timing where $C_{\text{L}} = 150 \text{ pF}$ use the following connection factors: 25 pF $< C_{\text{L}} < 150 \text{ pF}$; -0.10 ns/pF 150 pF $< C_{\text{L}} < 300 \text{ pF}$; +0.00 ns/pF

Output timings are measured with purely capacitive load.
 To belousite timing specifications at other values of toyo use Table 3 on page 3-191 of the MOS Microprocessors and Peripherale Dete Book (Order #09067A).