Palestine Polytechnic University College of Applied Science



CONTROLLED ROOM

Graduation Project

Prepared By:-

HAFEZ SAEED QAWASMI SAFWAN NABEL JOUBEH SAFWAT JAWDY FARRAH

> Supervisor: ENG, NIZAR AMRO

> > MAY-2007



Palestine Polytechnic University



HEBRON-PALESTINE

CONTROLLED ROOM

Project Team

HAFEZ SAEED QAWASMI SAFWAN NABEL JOUBEH SAFWAT JAWDY FARRAH

In accordance with the recommendation of project supervisors and acceptance of all examining committee members, this project has been submitted to the Department of Applied Electronics in the College of Applied Sciences in partial fulfillment of requirements of the Department for Degree of Bachelor of applied electronics.

Signature of Project Supervisor

Signature of Department Chairman

Name.

MAY-2007

ABSTRACT

CONTROLLED ROOM

Project Team

HAFEZ SAEED QAWASMI SAFWAN NABEL JOUBEH SAFWAT JAWDY FARAH

Palestine Polytechnic University

2007

POJECT SUPERVISOR ENG. NIZAR AMRO

This project is to design and build a controlled room, to control door opening by IR-Sensor from 8 AM to 2 PM, Keypad from 2PM to 8AM through DALAS Timer, Lightning strength and window opening by LDR, person detector to detect if anybody in the house by Passive IR, all of these operations are done through motors such as door opening process, these inputs and outputs are connected through the 8085 microprocessor, which gives the ability to program and synchronize these operations.

Table of contents

Subject	page
G Tea T	
Certification.	
Dedication	instruction of the
THE	TT.
Acknowledgments.	
ADStract	X
Table of contents	VI
List of rigures	TV
List of tables	v
Project chapter	1

Chapter one	page
1.1 Overview	2
1.2 Literature Review	7
1.3 Time Plan	
1.4 Brief Project Budget	
1.5 block diagram	
1.6 project component	
1.6.1 IR-Sensor	
1.6.2 Keypad	
1.6.3 Door lock	8
1.6.4 Motor	8
6.5 Movement sensor	8
6.5 Movement sensor.	8
6.6 Microprocessor	9
.6.7 Timer	9

1.6.8 Light sensor	9
Chapter Two	page
	F-6-
2 Controls	10
2.1 Microprocessor 8085	11
2.1.1 Why Microprocessor 8085	
2.1.2 Introduction to 8085 Architecture and Programming	11
2.1.3 8085 Pin configuration	14
2.1.3.1 The following describes the function of each pin	14
2.1.4 8085 Instruction Format.	17
2.1.4.1 Instruction word size	
2.2 Memory	18
2.2.1 Random Access Memory (RAM)	
2.2.2 Read Only Memory (ROM)	18
2.3 DS1643 Nonvolatile Timekeeping RAM	19
2.3.1 Why Nonvolatile Timekeeping RAM	19
2.3.2 Pin configuration	
2.3.3 SETTING THE CLOCK	20
2.3.4 DS1643 REGISTER MAP – BANK	20
CHAPTER THREE	page
3 SENSOR AND DRIVERS	22
3. 1 Infrared LED	
3.1.2 Construction of LED	
3.1.3 Light Emission of LED	
3.2 Phototransistor	25

3.2.1 Why phototransistor	25
3.2.2 Phototransistor basic operation.	25
3.3 Keypad	
3.3.1 Why keypad	27
3.2.2 Keypad configuration	
3 4 Passive infrared detector (PIR)	28
3.4.1 Why Passive infrared detector	
3.4.2 Theory and Operation of Passive infrared detector	28
3.5 Light Dependant Resistors (LDR)	
3.5.1 Why LDR	30
3.5.2 Characteristic of LDR	30
3.6 Limit Switches	31
3.6.1Characteristic of Limit Switches	
3.6.2 Standard Basic Switches	
3.6.3 Switch Contact Configurations	
3.7Optocoupler 4N25.	
3.7 1 Applications of Optocoupler	
3.8 Schmitt trigger	
3.9 TRIAC	34
3.10 Motors.	
3.10.1 Why single-phase motors are different	
3.10.2 Why Induction Motors	
3.10.3 Motor Parts	
3 10 4 Capacitor motors	
3.10.5 Two-value capacitor motors	
3,10.6 Capacitor Start-Run Motor	
3.11 Driving circuit	
3 11 1 H-bridge	20

CHAPTER FOUR	page
	12
4design concepts	
4.1 Schematic design	
4.1.1 Tri-state buffer	
4.1.2 Latch	
4.1.3 Decoder	
4.1.4 Control signal and address demultiplexing	
4 1 5 Generating control signal	44
4.1.6 Memory address decoding	44
4.1.7 Interface peripheral address decoding	45
4.2 Sensors circuit	45
4.2.1 Controlled devices	48
CHAPTER FIVE	page
5 software system and assemblers	50
5.1 Introduction	
5.2 Flow Chart	51
5.3 Assembly Language Programming	
CHAPTER SIX	page
6 SYSTEM TESTING	67
6.11I-Bridge Testing	
6.2 LDR Circuit Test	
6.2.1 Circuit building	
6.3 Test IR Sensor	
6.3.1 Circuit building	

6.4 Test for operation lamp circuit	70
6.4.1 Circuit building	70
6.4.2 How this circuit operates	71
6.5 DS1643 testing	
6.6 MC-1 microprocessor test.	75
6.6.1 to chick input and output ports we execute the following program	75
6.6.2 To chick display (seven segments) we execute the following program	76
6.6.3 To chick keypad we execute the following program	77
6.6.4 To chick delay instruction we execute the following instruction.	78
CHAPTER SEVEN	page
Limitations and Recommendation.	81
8.1 Limitations in Project	81
8.1.1 General Limitations of the Partial Controlled Room	81
8.1.2 Limitations of the Partial Controlled Room	82
8.1.2.1 Design of the Circuit and Components	82
8.1.2.2 Monitoring component (PIR)	82
8.1.2.3 Interfacing time keeping ram with UNIT MC-1 MICROPROCESSOR	83
8 2 Solutions of the Limitations.	83
8.2.1 Solutions of the partial controlled room	83
8 2 2 Solutions of the Monitoring component (PIR)	83
8.2.3 Solutions of interfacing time keeping ram DS1643 with UNIT MC-1	
microprocessor	84
8.3 The Conclusion	84
8.4 Recommendation	84
References	87

List of tables

Table	page
Table 1-1: Time Plan	5-6
Table 1-2: Brief Project Budget	6
Table 2-1: ds1643 register map - bank	
Table 3-1 truth table of H-bridge	41
Table 5-1: Monitor routine calling address	
Table 5.2: Assembly Language Programming	57
Table 6-1 DS1643 truth table	
Table 6-2 DS1643 setting description	74

List of figures

Figure Figure	page	
Figure 1-1: block diagram.		7
Figure 2-1: 8085 register.		
Figure 2-2: flags register.		
Figure 2-3: 8085A		
Figure 2-4: Memory		18
Figure 2-5: IC ds1643		20
Figure 3-1: electroluminescence in a forward-biased LED		
Figure 3-2: typical spectral output curves for LEDs	*****	24
Figure 3-3; general radiation pattern of typical LED.		
Figure 3-4: phototransistor chip structure	*******	25
Figure 3-5: collector characteristic curve	**********	26
Figure 3-6: Phototransistors spectral response		26
Figure 3-7: 4*4 matrix keypad		27
Figure 3-8: Passive infrared detectors		28
Figure 3-9: Passive infrared detector beams		
Figure 3-10: (a) Structure of a Light Dependent Resistor (b) C	Cadmium Sulphi	de track
and an atom to illustrate electrons in the valence and conduction	on bands	30
Figure 3-11: Standard Basic Switches		31
Figure 3-12: Switch Contact		32
Figure 3-13: Optocoupler, Schematic Circuit		32
Figure 3-14; symbol of Schmitt trigger		33
Figure 3-15: symbol of triac		
Figure 3-16: Motor Parts		36
Figure 3-17: Capacitor Start-Run Motor		
Figure 3-18 H-bridge using switches		38

Figure 3-19 PNP and NPN transistors	39
Figure 3-20 H-bridge using transistors	40
Figure 4-1: The final design	
Figure 4-2: LDR	45
Figure 4-53: IR sensor	
Figure 4-4: Keypad	47
Figure 6.1: H-bridge circuit	67
Figure 6-2 the left graph is the measurement of the resistance value operation.	The
right graph is the measurement of the out voltage for the potentiometer from L	DR68
Figure 6-3 IR sensor	69
Figure 6-4 this circuit is used to control the lighting that works on 220v	70
Figure 6-5 this circuit is explains current direction	71
Figure 6-6 DS1643 setting circuit	72
Figure 6-7 oscillator clock waves	
Figure 6-8 DS1643 reading data.	75

1

INTRODUCTION

The following contents are going to be covered in this chapter:

- 1.1 Overview
- 1.2 Literature Review
- 1.3 Time Plan
- 1.4 Brief Project Budget:
- 1.5 block diagram
- 1.6 project component

CHAPTER ONE

INTRODUCTION

1.1 Overview

Since humanity always looking for flexibility and comfortability, and with all technologies and since revolution man kinds have reaches, with all the humans have done some investment into their life's using those technologies that they reached.

Being one of the people who are learned in some of the sections of seine, make us to feel responsible for doing what makes the life for human more comfortable, if consider that we are studies electronic.

Depending on all the above we have choose our project subject which is called (control room), which is the main target for it is to make life easier and more comfortable.

Such a technologies are used in a different aspects of life, the most aspects are in hotels and companies and university door rooms, all of these combinations used this kind of technology to ensure that they save the electrical power consuming, and to have more security in their institutes.

In general, the room have a sensor inside the room (Movement sensor), which detect whither there is a person inside the room or not, if their is a person inside the room, the sensor will turn on the light, and gives the person the ability to control the room, but if there is not anyone in the room, the sensor will turn off the light, and close the windows of the room, and disable any control to the room.

The project is based on three main components which they are critical points in the room work:

- 1) door control
- 2) window control
 - 3) lamp control

controlling the door depends on the time, which means that we programmed the door in two cases, first case is when the time is between 8:00AM to 2:00PM o'clock AM, in this time the door will open to all the users, by distributing the photo electric signal that is on the door, that means that any one is cut the signal between the transmitter and the receiver, the door will open.

The second case is between 2:00 PM to 8:00 AM o'clock PM, the users of the room inforce to enter a serial number "password" to enable them to enter the room, through a keypad.

The second basic component is the window, which have a sensor called LDR, this sensor detect the light of the sun, in order to open the window if there is a light, or to close it when it is night.

1.2 Literature Review

We were research in our university and its library about any literature review support our project, but we did not found any literature review.

In the internet, we are finding some of literature review as shown as below:

Loucetios self-configuring lighting control system solution for bedrooms, offices and perimeter areas. Under automatic operation, the system senses luminosity inside and outside a room, controls the angle of the blinds and dims the lamps to maintain a prescribed level of illumination inside the room. The system also provides the user with 4 pre-programmed ambience settings that can set the tone of the room with just a button press. Loucetios is an environmentally friendly system that saves energy by keeping unoccupied rooms unlit and maximizing the use of available natural light. In the long-run, provides control solutions that reduce energy costs and extend lamp life.

Smart House Possible pieces may include a centrally controllable lighting system, microphone array design for voice recognition and speech synthesis to interact with the appliances, entertainment system which allows individual configurations in different rooms, Each sensor is wired back to the central computer using a separate cable. An interface at the computer allows a program to probe the values being returned by each of the sensors

Electronic combination lock with PIC -P16F628-This is electronic combination lock to use with an outdoor gate. The functionality is implemented in software. It turns on a relay (usually to open a door) for a few seconds if someone enters the valid code. This relay can operate a power-to-open type electric strike with a shorting contact or a power-to-hold type electromagnetic lock with a breaking contact (the relay is used because these locks usually work with AC, not DC). The code can be changed any time after entering the current code.

1.3 Time Plan

Table 1-1: Time Plan

Table 1-1. The Figh										
FUN	A	В	С	D	E	F	G	н	1	1
1 2										
3		JE I				-				
4										
5					-					
6									_	
7			DO:		-	-				
8										
9										
10	-									
-11						-			_	
12				3 2						
13										
14					100					
15		Duning	TW.			4				
16					000					
17						THE REAL PROPERTY.				
18										
19										
20										
21				4					T.	
22								49		
23		TW.					Dožin-			
24										
25		1								
26										
27				1						
28		UIII.					1 2			
29		100							17.X	
30										
31										
32										A TIME

task	Description
A	Problem searching
В	Project selectivity
C	Searching project component
D	Circuit building
E	Design final circuit
F	Write instruction of microprocessor
G	Programming the microprocessor
Н	Building and testing the circuit of the project
1	Building the body of the project
1	Connect all circuit with microprocessor

1.4 Brief Project Budget:

Table 1.2: Brief Project Budget:

Part name	Qut.	Total Cost(\$)
Optocouplers 4N25	4	5
Transistors BD442/1	8	8
Diodes N2007	4	1
Resistors	Х	2
Transistor BC547	1	1
Cooper Board 50cm	X	15
IR LED	1	1
IC sockets	X	30
Wire	X	5
Wire wrapping	Х	5
DVD BOX	2	10
Photo diode	1	4
LDR	1	1
Tin	Х	10
MOC3023	1	2
DS1643	1	15
Triac Q4004	1	2
IC Schmitt trigger 7414	1	2
PIR	1	20
Regulator 7805	1	1
Packaging House	X	60
Total Budget in US Dollars (\$)		230.0

1.5 block diagram




Figure 1.1: block diagram

1.6 project component

1.6.1 IR Sensor

We need to know in the case if someone approached the door and wants to enter. The easiest way is the presence of a light signal. If someone crossed this sign, this sign shows that a person is near the door.

In order to implement this idea, there is a need for a receiver and a sender as the sender transmits constantly a signal to the receiver. This signal doesn't break up unless a person passed between the receiver and the sender. The sign coming from

the sender should suit the features of the receiver. That is the receiver should be only affected by the signal that is transmitted by the sender.

1.6.2 Keypad

As it is mentioned in the introduction, from 2:00 pm. until 8:00 am., only the people who have permission can enter the room. There are several methods to ensure secrecy at this time such as magnetite cards, fingerprint, and the private digital number. The keypad is a board of number. The person who intends to go in should enter the password.

1.6.3 Door lock

In order to control opening and closing the door electronically, there is a need for a handle that is controlled easily. If the person is outside, it should not open unless if there is an order from a microprocessor. It should not be breached easily. Whereas, from inside it doesn't need the order from the microprocessor.

1.6.4 Motor

This project needs a motor that is capable to open and close the window. This motor should be fitting to the electricity volts that are used in houses and offices and the surrounding environment. It is neither inside the room nor outside it. Thus it should be fitting to the humidity and the temperature that is in the site. We should take into consideration the speed of this device, sound, and its energy.

1.6.5 Movement sensor

Movement sensor predicts if someone is inside the room and it should cover all the room. It shouldn't also give a signal that there is someone f he s sleeping. This aims to save electricity and security as the window doesn't open unless someone is inside the room. Several types of such sensors are available such as PIR DETE, AIR DE, Microwave, Ultrasonic and others.

1.6.6 Microprocessor

There is a need for a microprocessor to connect and control the operation of the devices that are used in the project. It is necessary also that the microprocessor functions in accordance to time that the project ids divided according to as stated previously. It is easy to do so through programming the microprocessor.

1.6.7 Timer

As it is mentioned above, the project is divided into two parts regarding the time. The main piece in the project that determines the operation of the devices in accordance to time and should know the definite time precisely is the microprocessor. Thus, there is a need for a device that gives the time precisely and to be suitable for the microprocessor. At the same time, it should provide the day and keep on working regardless of the outside effects such as interruption of electricity....

1.6.8 Light sensor

There is a need for a light sensor to enable the microprocessor to distinguish whether it is night or day and to implement that given order according to the time.

There is no need to know the exact amount of light inside the room. What is needed is only is to know whether there is day light or night light.

2

Control

The following contents are going to be covered in this chapter:

- 2.1 Microprocessor 8085
- 2.2 Memory
- 2.3 DS1643 Nonvolatile Timekeeping RAM

CHAPTER TWO

Control

2.1 Microprocessor 8085

2.1.1 Why Microprocessor 8085

- It is an 8-bit microprocessor, such processor is required for this simple system, it's not complex to interface and program this processor.
- 2. Speed is convenient.
- 3. The programmer is available.
- And our project doesn't need to a large ability which presents from the microcontroller.

Microprocessor is an electronic circuit that functions as the central processing unit (CPU) of a computer, providing computational control.

2.1.2 Introduction to 8085 Architecture and Programming

- 1. Internal architecture of 8085 microprocessor
- 2. 8085 pin description.
- 3. Instruction format.

1. Internal Architecture of 8085 Microprocessor

Control Unit.

Generates signals to carry out the instruction, which has been decoded. In reality causes certain connections between blocks of the MPU to be opened or closed, so that data goes where it is required, and so that ALU operations occur.

Arithmetic Logic Unit

The ALU performs the actual numerical and logic operation such as 'add', 'subtract', 'AND', 'OR', etc. Uses data from memory and from Accumulator to perform arithmetic. Always stores result of operation in Accumulator.

Registers

The 8085 programming model includes six registers, one accumulator, and One flag register, as shown in Figure 2.1. In addition, it has two 16-bit registers: the stack pointer and the program counter. They are described briefly as follows. The 8085 has six general-purpose registers to store 8-bit data; these are identified as B,C,D,E,H, and L as shown in the figure. They can be combined as register pairs - BC, DE, and HL - to perform some 16-bit operations. The programmer can use these registers to store or copy data into the registers by using data copy instructions.

Accumulator

The accumulator is an 8-bit register that is a part of arithmetic/logic unit (ALU). This register is used to store 8-bit data and to perform arithmetic and logical operations. The result of an operation is stored in the accumulator. The accumulator is also identified as register A.




Figure 2-1: 8085 register

Flags

The ALU includes five flip-flops, which are set or reset after an operation according to data conditions of the result in the accumulator and other registers. They are called Zero (Z), Carry (CY), Sign (S), Parity (P), and Auxiliary Carry (AC) flags; they are listed in the Table and their bit positions in the flag register are shown in the Figure below. The most commonly used flags are Zero, Carry, and Sign. The microprocessor, the flag register shown in figure 2-2.




Figure 2-2: flags register

2.1.3 8085 Pin configuration.



Figure 2-3: 8085A

2.1.3.1 The following describes the function of each pin:

A6 - A1s (Output 3 State)

Address Bus; The most significant 8 bits of the memory address or the 8 bits of the I/O addresses, 3 stated during Hold and Halt modes.

AD0 -AD 7 (Input/Output 3state)

Multiplexed Address/Data Bus; Lower 8 bits of the memory address (or 1/0 addresses) appear on the bus during the first clock cycle of a machine state. It then becomes the data bus during the second and third clock cycles. 3 stated during Hold and Halt modes.

ALE (Output)

Address Latch Enable: It occurs during the first clock cycle of a machine state and enables the address to get latched into the on chip latch of peripherals. The falling edge of ALE is set to guarantee setup and hold times for the address information. ALE can also be used to strobe the status information. ALE is never 3stated.

SO, S1 (Output)

Data Bus Status. Encoded status of the bus cycle:

S1 S0

OOHALT

01 WRITE

10 READ

11 FETCH

S1 can be used as an advanced R/W status.

RD (Output 3state)

READ; indicates the selected memory or 1/0 device is to be read and that the Data Bus is available for the data transfer.

WR (Output 3state)

WRITE; indicates the data on the Data Bus is to be written into the selected memory or 1/0 location. Data is set up at the trailing edge of WR. 3stated during Hold and Halt modes.

READY (Input)

If Ready is high during a read or write cycle, it indicates that the memory or peripheral is ready to send or receive data. If Ready is low, the CPU will wait for Ready to go high before completing the read or write cycle.

RESET IN (Input)

Reset sets the Program Counter to zero and resets the Interrupt Enable and HLDA Flip-flops. None of the other flags or registers (except the instruction register) are affected The CPU is held in the reset condition as long as Reset is applied.

RESET OUT (Output)

Indicates CPU is being reset. Can be used as a system RESET. The signal is synchronized to the processor clock.

X1, X2 (Input)

Crystal or R/C network connections to set the internal clock generator X1 can also be an external clock input instead of a crystal. The input frequency is divided by 2 to give the internal operating frequency.

IO/M (Output)

IO/M indicates whether the Read/Write is to memory or I/O Tri stated during Hold and Halt modes.

Vcc: +5 volt supply.

Vss: Ground Reference.

2.1.4 8085 Instruction Format

An instruction is a command to the microprocessor to perform a given task on a Specified data. Each instruction has two parts: one is task to be performed, called the Operation code (opcode), and the second is the data to be operated on, called the Operand. The operand (or data) can be specified in various ways. It may include 8-bit (or 16-bit) data, an internal register, a memory location, or 8-bit (or 16-bit) address.

2.1.4.1 Instruction word size

The 8085 instruction set is classified into the following three groups according to Word size:

- 1. One-word or 1-byte instructions.
- Two-word or 2-byte instructions.
- 3. Three-word or 3-byte instructions.

In the 8085, "byte" and "word" are synonymous because it is an 8-bit microprocessor.

2.2 Memory

Memory is the internal storage component of a Microprocessor, The amount is important in determining the software that can be used because each program requires a specific amount of memory to be functional.




Figure 2-4: Memory

2.2.1 Random Access Memory (RAM)

All microprocessor systems need memory that can be both read from and written to. RAM memory is used to store dynamic data (that will change during the operation of the program).

2.2.2 Read Only Memory (ROM)

This is memory that can only be read, the data being stored in the memory device during its manufacture. And there are two types of ROM such as EPROM and EEPROM.

Erasable Programmable Read Only Memory (EPROM). This is similar to ROM type memory but the user can program it. The contents of the memory can be erased from the memory by exposing the memory chip to ultraviolet radiation for a short period of time. It can therefore be used many times over. Electrically Erasable Programmable Read Only Memory (EEPROM). Similar to EPROM but has part or all of the memory contents crased by the microprocessor. So a typical microprocessor system will contain both ROM (could be EPROM, EEPROM, or ROM) to store the program code, and RAM to store dynamic data.

2.3 DS1643 Nonvolatile Timekeeping RAM

2.3.1 Why Nonvolatile Timekeeping RAM

- 1. Quartz accuracy ±1 minute a month.
- 2. BCD coded year, month, date, day, hours, minutes, and seconds.
- 3. Internal battery longevity.

The DS1643 is an 8K x 8 nonvolatile static RAM with afull function real time clock which are both accessible in a bytewide format. The device can also be easily substituted in ROM, EPROM and EEPROM sockets providing read/write nonvolatility and the addition of the real time clock function. The real time clock information resides in the eight uppermost RAM locations. The RTC registers contain year, month, date, day, hours, minutes, and seconds data in 24 hour BCD format. Corrections for the day of the month and leap year are made automatically.

The RTC clock registers are double buffered to avoid access of incorrect data that can occur during clock update cycles. The double buffered system also prevents time loss as the timekeeping countdown continues unabated by access to time register data. The DS1643 also contains its own power-fail circuitry which desclects the device when the VCC supply is in an out of tolerance condition. This feature prevents loss of data from unpredictable system operation brought on by low VCC as examt access and update cycles are avoided.

2.3.2 Pin configuration	NO	8 1	28 🎬	vec
	A12	2	27 💆	WE
	A7	<u>B</u> 3	26 🖺	CE2
A0-A12 - Address Input		B 4	26 🖺	AH
The Control of the Control of the Atlanta		8 *	24 🛭	
CE – Chip Enable		日本	23 🗐	
OE - Output Enable		日本	21 日	OE A10
		E a	20 🔡	
WE - Write Enable		■ 10	-	DQT
NC - No Connection	000	□ 11	16	006
NC - No Connection		12	17	000
VCC -+5 Volts, GND - Ground	更明显	图 73		DQ4
	GND	14	15	DQS

Figure 2-5: IC 8255A

2.3.3 SETTING THE CLOCK

DQ0-DQ7 - Data Input/Output

The 8-bit of the control register is the write bit. Setting the write bit to a one, like the read bit, halts updates to the DS1643 registers. The user can then load them with the correct day, date and time data in 24 hour BCD format. Resetting the write bit to a zero then transfers those values to the actual clock counters and allows normal operation to resume.

2.3.4 DS1643 REGISTER MAP - BANK

Table 2-1: ds1643 register map - bank

ADDRESS	DATA									
	B ₇	B ₀	B5 -	B ₄	83	- B2	B ₁	Вр	FUNCTION	
									YEAR	00-99
1FFE	X	X	Х	+	200		-	-	MONTH	01-12
1EED	X	×	=	- 5	-7	-31	*	-	DATE	01-31
1FFC	X	FT	X	Х	X	-	+	-	DAY	01-07
1FFB	X	Х	-	1	2	-	-	-	HOUR	00-23
1FFA	Х	-	5	-	-	-	-	-	MINUTES	00-59
1FF9	OSC	-	-	-	-	-9	-	-	SECONDS	00-59
1FF8	W	R	×	×	×	×	X	X	CONTROL	A

3

SENSOR AND DRIVERS

The following contents are going to be covered in this chapter:

- 3.1 Infrared LED
- 3.2 Phototransistor
- 3.3 Keypad
- 3.4 Passive infrared detector (PIR)
- 3.5 Light Dependant Resistors (LDR)
- 3.6 Limit Switches
- 3.7 Optocoupler 4N25
- 3.8 Schmitt trigger
- 3.9 Motors

CHAPTER THREE

SENSOR AND DRIVERS

3. 1 Infrared LED

3.1.1 Why Infrared LED

We use this chip as a sores of infrared signal, we chose infrared to avoid any effecting of another signal (other wavelength) on the receiver (photo transistor). We use LED because it gives continues wave and easy to build in a circuit, and it consume low power, cheep and available.

3.1.2 Construction of LED

The basic operation of the light-emitting (LED) is as follows. When the device is forward-biased, electrons cross the pn junction from the n-type material and recombine with holes in the p-type material, these free electrons are in the conduction band and at a higher energy level than the holes in the valence band. When recombination takes place, the recombining electrons release energy in the from of heat and light. As illustrated in Figure 3-1. Various impurities are added during the doping process to establish the wavelength determines the color of the light and if it is visible or invisible (infrared).




Figure 3-1: electroluminescence in a forward-biased LED

Semiconductive Materials: LEDs are made of gallium arsenide (GaAs), gallium arsenide phosphide (GaAsP), or gallium phosphide (GaP). Silicon and germanium are not used because they are essentially heat-producing materials and are very poor at producing light. GaAs LEDs emit infrared (IR) radiation, which is nonvisible, GaAsP produces either red or yellow visible light, and GaP emits red or green visible light. LEDs that emit blue light are also available. Red is most common.

3.1.3 Light Emission Diode

The wavelength of light determines whether it is visible or infrared. An LED emits light over a specified range of wavelengths as indicated by the spectral output curves in Figure 3-2. The curves in part (a) represent the light output versus wavelength for typical visible LEDs, and the curve in part (b) is for typical infrared LED. The wavelength (λ) is expressed in nanometers (nm). The normalized output of the visible red LED peaks at 660 nm, the yellow at 590 nm, green at 540 nm, and blue at 460 nm. The output for the infrared LED peaks at 940 nm.




Figure 3-2: typical spectral output curves for LEDs

The graph in Figure 2-7 is radiation pattern for a typical LED. It shows how directional the emitted light is. The radiation pattern depends on the type of lens structure of the LED. The narrower the radiation pattern, the more the light is concentrated in a particular direction. Also, colored lenses are used to enhance the color.




Figure 3-3: general radiation pattern of typical LED

3.2 Phototransistor

3.2.1 Why phototransistor

- Easy to build in interface circuit to microprocessor as infrared receiver, and all
 component needs in this circuit is available.
- 2. Phototransistor work as amplifier also.
- High gain (up to 3000), lower noise equivalent power, and higher quantum efficiency (~70%) compared to the traditional extended wavelength PIN photodiodes.
- Doesn't effect expect the signal wavelength which out from the LED (infrared)
 phototransistor available and cheep.

3.2.2 Phototransistor basic operation

The relationship between the collector current and the light-generated base current in a phototransistor

$$Ic = \beta_{DC}I_b$$

The larger the physical area of this region, the more base current is generated. Thus, a typical phototransistor is designed to offer a large area to the incident light, as the simplified structure diagram in figure 3-4 illustrates.




Figure 3-4: phototransistor chip structure

A phototransistor can be either a two-lead or three-lead device. The three-lead configuration, the base lead is brought out so that the device can be used as a conventional BJT or without the additional light-sensitivity feature. In two-lead configuration, the base is not electrically available, and the device can be used only with light as the input. In many applications, the phototransistor is used in the two-lead version. Figure 3-5 shows a phototransistor typical collector characteristic curve. Notice that each individual curve on the grave corresponds to certain value of light intensity (in this case, the units are Mw/cm2) and that the collector current increases with light intensity.




Figure 3-5: collector characteristic curve

Phototransistors are not sensitive to all light but only to light within a certain range of wavelength. They are most sensitive to particular wavelengths, as shown by the peak of the spectral response curve in figure 3-6.




Figure 3-6: Phototransistors spectral response

3.3 Keypad

3.3.1 Why keypad

- 1. Simple to interface with a microprocessor.
- 2. Insure the security that we need in our project can't be masked easily.
- Also there is available IC that converts the output of keypad to 4bit digit (hex decimal) that makes deal with keypad easily.
- A keypad is a convenient way of entering data into the 8085 without tying up one I/O line for each switch.

3.2.2 Keypad configuration

But The keypad is actually a collection of push-buttons, organized into a matrix. It looks like this:




Figure 3-7: 4×4 matrix keypad

A 4 row by 4 column keypad consists of 16 individual push buttons, but only needs 8 I/O lines to determine which of the sixteen keys has been pressed Figure 3-7 Shows 4×4 matrix.

3.4 Passive infrared detector (PIR)

3.4.1 Why Passive infrared detector

- 1. Cover a wide area.
- Good sensitivity to any movement in the room.
- 3. Finally it easy to interface with the microprocessor.




Figure 3-8: Passive infrared detectors

3.4.2 Theory and Operation of Passive infrared detector

Any object with a temperature above absolute zero (virtually every object, therefore), radiates infrared energy.

Passive infrared (PIR) detectors do not generate an energy, passive infrared detectors are designed to make use of infrared energy which virtually all objects generate. The detector ignores all gradual fluctuations of temperature caused by sunlight, heating systems, and air conditioners. A typical PIR detector can monitor an area of about 6 x 9 meters or a narrow hallway about 15 meters long. It doesn't penetrate walls (or anything else).

Using a lens or mirrors to determine coverage patterns, the detector focuses the radiated energy on the sensor face. The area of coverage of a PIR device may be adjusted using circuitry built into the detector. In addition, such detectors have an externally mounted LED which provides a visual indication that the device is functioning.




Figure 3-9: Passive infrared detector beams

3.5 Light Dependant Resistors (LDR)

3.5.1 Why LDR

- 1. Has the property that its resistance decreases when the light level increases.
- The resistance can change by a factor of 100 or more when exposed to light and dark.
- It is inexpensive and quite sensitive.

3.5.2 Characteristic of LDR

The (LDR) is made using the semiconductor Cadmium Sulphide.

The resistance of the LDR decreases as the intensity of the light falling on it increases. Incident photons drive electrons from the valency band into the conduction band.



Figure 3.10: (a) Structure of a Light Dependent Resistor (b) Cadmium Sulphide track and an atom to illustrate electrons in the valence and conduction bands.

This resistance can change by a factor of 100 or more when exposed to light a dark, typical use is on top of a lamppost to turn the street light on and off depending on the light level, Photo Diodes are used when a quick response is required, as LDR's are slow to respond.

3.6 Limit Switches

3.6.1 Characteristic of Limit Switches

- 1. Mechanical limit switches often called "micro switches"
- A variety of sensors are available that give ON/OFF (or yes/no) binary outputs.
- activation causes electrical contacts to either "break" ("normally closed" or NC switch) or "make" ("normally open" or NO switch) -or both NC and NO.
- More sophisticated binary sensors are collectively known as proximity switches.

3.6.2 Standard Basic Switches:




Figure 3-11: Standard Basic Switches

3.6.3 Switch Contact Configurations:




Figure 3-12: Switch Contact

3.7 Optocoupler 4N25

The general purpose optocouplers consist of a gallium arsenide infrared emitting diode driving a silicon phototransistor in a 6-pin dual in-line package, Figure 3-13 Show the schematic Circuit of 4N25 Optocoupler.




Figure 3-13: Optocoupler, Schematic Circuit.

3.7.1 Applications of Optocoupler

The Optocoupler is used in many Applications such as the Following:

- Power supply regulators
- 2. Digital logic inputs
- 3. Microprocessor inputs

3.8 Schmitt trigger

A Schmitt (or Schmidt) trigger is a comparator circuit that incorporates positive feedback. When the input is higher than a certain chosen threshold, the output is high; when the input is below another (lower) chosen threshold, the output is low; when the input is between the two, the output retains its value. The trigger is so named because the output retains its value until the input changes sufficiently to trigger a change. This dual threshold action is called hysteresis, and implies that the Schmitt trigger has some memory.

The benefit of a Schmitt trigger over a circuit with only a single input threshold is greater stability (noise immunity). With only one input threshold, a noisy input signal near that threshold could cause the output to switch rapidly back and forth from noise alone. A noisy Schmitt Trigger input signal near one threshold can cause only one switch in output value, after which it would have to move to the other threshold in order to cause another switch. The symbol for Schmitt triggers in circuit diagrams is a triangle with a hysteresis symbol in figure 3-14.




Figure 3-14: symbol of Schmitt trigger

We use Schmitt trigger inverter in many circuits to obtain digital pulse from sensor as will describe in other section.

3.9 TRIAC

A TRIAC or Triode for Alternating Current is an approximately equivalent to two silicon-controlled rectifiers (SCRs/thyristors) joined in inverse parallel (paralleled but with the polarity reversed) and with their gates connected together. These results in a bidirectional electronic switch which can conduct current in either direction when it is triggered (turned on). It can be triggered by either a positive or a negative voltage being applied to its gate electrode.

Once triggered, the device continues to conduct until the current through it drops below a certain threshold value, such as at the end of a half-cycle of alternating current (AC) mains power. This makes the TRIAC a very convenient switch for AC circuits, allowing the control of very large power flows with milliampere-scale control currents. In addition, applying a trigger pulse at a controllable point in an AC cycle allows one to control the percentage of current that flows through the TRIAC to the load




Figure 3-15: symbol of triac

3.10 Motors

3.10.1 Why single-phase motors are different

Most homes and rural areas are supplied with single-phase ac electrical power. Consequently, most electrical home appliances and electrically driven farm machines employ single-phase motors. They drive washing machines, refrigeration and air-conditioning compressors, grain dryers, fans, pumps, sewing machines, vacuum cleaners, clocks, phonographs, hand tools, and so on. Literally millions of single-phase motors are manufactured each year.

The difficulty with single-phase as a power source for motors is that it dose not lend itself to producing a rotating magnetic field, the magnetic filed set up by a single phase winding. It "breathes"; that is, it dose not move around the air gap but remains stationary as it oscillates in magnitude and polarity. This pulsating filed, acting alone, dose not produce starting torque.

Several schemes have been developed to circumvent this difficulty. Each results in a motor with specific characteristics suitable to a certain range of uses. This chapter discusses the most important of these motor types.

3.10.2 Why Induction Motors

- Low Initial Cost
- Simple & Efficient Operation
- Compact Size cubic inches/Hp
- Long Life 30,000 to 50,000 hours
- -Low Noise
- Withstand high temporary overloads

3.10.3 Motor Parts

- Enclosure
- · Stator
- · Rotor
- · Bearings
- · Conduit Box
- · Eye Bolt



Figure 3-16: Motor Parts

3.10.4 Capacitor motors

Capacitor motors are single-phase induction motors that employ a capacitor in the auxiliary-winding circuit to cause a greater phase split between the currents in the main and auxiliary winding.

3.10.5 Two -value capacitor motors

The impedances of both the main and auxiliary windings vary with motor speed by the use of two capacitors, however, it is possible to achieve balanced, two-phase operation of the motor at starting and at one other speed, if the auxiliary winding remains connected. The speed chosen would be close to that at which rated horsepower is developed, say, at about 80 percent of rated horsepower. The auxiliary winding must be designed for continuous operation.

The circuit for a two-value capacitor motor is shown in figure 3-17 the two capacitor are connected in parallel at starting. The starting capacitor is almost always electrolytic. The running capacitor must handle alternating current continuously and usually of oil-filled paper construction. Running capacitors contribute considerably the cost of these motors.

Two-value capacitor motor motors are quiet and smooth running. They a

ligher efficiency than motors that run on the main winding alone. A still higher

efficiency is possible if the capacitor is connected in series with the main winding rather than the possible if the capacitor is connected in series with the main winding rather than the auxiliary winding, but the capacitor required is very large and prohibitively expensive.

3.10.6 Capacitor Start-Run Motor

Advantage of Capacitor Start-Run Motor

- 1- Larger single phase motors up to 10 Hp.
- 2- Good starting torque less than (cap start) with lower starting current.
- 3- Higher cost than cap start.




Figure 3-17: Capacitor Start-Run Motor

3.11 Driving circuit

When using a microprocessor as a controller, an interfacing circuit is needed to drive a motor, so that the motor power is supplied from power source different from the source of controller. This interfacing circuit can be implemented in a variety of technologies such as bipolar transistors, and if reversing of motor is needed this interfacing is known as H-bridge and is usually consists of four switches connected in the topology of an H as shown in figure 3-18.




Figure 3-18 H-bridge using switches

3.11.1 H-bridge

In an H-bridge, all the switches are opened and closed so as to put a voltage of one polarity across the motor for current to flow through it in one direction, or a voltage of the opposite direction, causing current to flow through the motor in opposite direction for reverse rotation.

Transistor is dipolar junction; simply it two PN junction (two diodes). There are two possible combination of two PN junctions, NPN or PNP as shown in figure ()




Figure 3-19 PNP and NPN transistors

Beside the transistor works as switch, it could be used as linear amplifier to add gain to a circuit for amplifying small signal to match it with a higher power. Transistors can be classified either as signal-level devices which capable of handling large currents and voltages. As shown in figure 3-19 a transistor has 3-terminal (collector, base, and emitter). The ratio of collector current to be base current is the current gain (β)

β=Ic/IB

Where:

IC is the current pass through the collector.

IB is the current applied to the base of the transistor.

Let's note that the voltage VCE is the voltage drop between the collector and the emitter. When VCE is small (approach zero) the transistor is work in saturation and then the transistor works as switch.

Now, to implement the H-bridge using NPN transistor the circuit will be as shown in figure 3-19. Sometimes instead of using single transistor we could use what is called Darlington transistor which is small transistor combined to large transistor, the result being equivalent to a large transistor with large amplification factor.




Figure 3-20 H-bridge using transistors.

Now, to turn the motor in a direction, a signal is applied to the base of Q1, and Q4 and so the tow transistor (switches) will pass Ic to the motor and then to the ground, and to turn the motor in the other direction the signal is applied to the base of Q2 and Q3.

Noting that Ic=Ia then the required β =Ic/IB, and according to Ia and β the transistor selected.

Generally, for inductive load such as a motor, when it switched off, the energy present in the magnetic field induces a current on the winding. These are in reverse polarity with respect to the supply current. When a motor is switched off, a diode in parallel shorts these reverse induced current, so the diode creates a return path for the current. It should add diodes to eatch the back voltage that generated by the motor's coil when the power is switched on and off. If the diodes are not used, the transistors will burn out.

According for table 3-1, the upper left and lower right transistors figure 3-20 turn on, then the power flows through the motor forward, i.e:1 to Q1, 0 to Q2, 0 to Q3 and 1 to Q4.

Table 3-1 truth table of II-bridge.

Q1	Q2	Q3	Q4	Function
1	0	0	1	Forward
0	1	1	0	Reverse
1	1	0	0	Brake
0	0	1	1	Brake

Then for reverse, the upper right and lower left transistors figure turn on, then the power flows through the motor reverse, i.e.: 0 to Q1, 1 to Q2, 1 to Q3 and 0 to Q4.


If the two upper transistors turn on, the motor resist turning, so we effectively have a braking mechanism. The same is true if both lower transistors turn on.


4

DESIGN CONCEPTS

The following contents are going to be covered in this chapter:

- 4.1 Schematic design
- 4.2 Sensors circuit





CHAPTER FOUR

DESIGN CONCEPTS

4.1 Schematic design

The final design of controlled room project shown if figure: 4.1.

4.1.1 Tri-state buffer

Peripherals are connected in parallel between the address bus and the data bus. However, because of the tri-state interfacing devices. Peripherals don't load the system buses. The microprocessor communicates with one device at a time by enabling the tri-state line of the interfacing device.

4.1.2 Latch

A Latch is used commonly to interface output device, when the MPU sends an output, data are available on the data bus for only a few microseconds; therefore, a Latch is used to hold data for display.

4.1.3 Decoder

The decoder is a logic circuit that identifies each of the signals present at it's input, also it used to decode on address bus to identify the output device.

4.1.4 Control signal and address demultiplexing

To input "read" or output "write" data in or out of microprocessor, we need to give address of the ship and control signal.

The address consist of 16-bit, the low-order address bus in microprocessor multiplexed with data bus (AD0-AD7), the Latch 74LS373 and ALE signal use to demultiplexed address and data.

4.1.5 Generating control signal

Control signals are generating by combining the signal RD,WR and IO/M, because we use memory map only combine RD,WR and M using negative NAND gates, when both inputs signals go low, the output of the gates go low and generate MEMR (memory read) and MEMW (memory write).

4.1.6 Memory address decoding

For the EPROM2732 and DS1643, the process of addresses decoding should result identifying a register for a given address.

We should be able to generate unique pulse for a given address, as shown in figure:4-3 - 12 address line (A11-A0) are connected to the memory ship, and remaining four address lines (A!5-A12) of the 8085 connect with decoder 74LS138.

A14, A13 and A12 are the input of the decoder, and A15 use as enable, the output of the decoder (Y0, Y1) in memory address connect directly with enable pin of EPROM2732 and DS1643.

4.1.7 Interface peripheral address decoding

Peripheral address decoding differ than memory address decoding, (A11-A0) are don't care but (A15-A12) are the same (connect with decoder 74LS138), the output of the decoder (Y2, Y3) combine with the control signal (MEMW, MEMR) to enable Latch 74LS373 and puffer 74244, the two signal should be low to enable one chip a time.

4.2 Sensors circuit

When the buffer enabled the data transfer from sensors circuit to the data bus of the microprocessor, and the description of sensor circuit is:

1-LDR circuit




Figure 4-2: LDR

The output of the figure 4-1, is digital (pulse) because of using Schmitt trigger inverter, the input voltage of Schmitt trigger is proportional to the value of LDR resistance which dependent to the light incident to it.

The input voltage to Schmitt trigger inverter using divider rule is: Vin = Vcc*Rpot/ (Rpot+Rldr). Where:

Vin: the voltage input to Schmitt trigger.

Vcc: bias voltage.

Rpot: the resistance of potentiometer.

RLDR: the resistance of photo resistance.

When Vin grater or equal 1.7v the output voltage of Schmitt trigger is low (nearly 0v), if Vin equal 0.8v or less the output voltage of Schmitt trigger is high (3.4v).

2- PIR detector:

If the PIR detector doesn't sense any movement, the output is 0V, if it sense a movement the output is 12V, but Microprocessor deal with 5V, so we must reduce the voltage out from PIR detector to 5V, by using regulator 7805.

3- IR sensor




Figure 4-3: IR sensor

- a-) transmitter: the transmitter circuit consists of limit resistor and IR LED as shown in figure 4-5 which emits continuous signal to the receiver, which located in straight line together.
- b-) receiver: the receiver circuit consist of photoled and transistor as shown in figure, the receiver element is photoled, as known the reverse current of photoled increase as infrared signal incident to it increase, this current very small so its necessary to amplify the current, this amplification maintains by using transistor.

We get the output from the collector of transistor, when the reverse current of photoled is large enough the transistor will be on so that the output voltage is 0v, and if the reverse current of photoled is very small the transistor will be of, so that the output voltage is 5v.

4-Keypad

The MM74C922 Keyboard Encoders implement all the logic necessary to interface a 16 key switch matrix to a microprocessor.

The connection of keypad with encoder is shown in figure. The encoder will convert a key switch closer to a 4 bit.

capacitors control both the keyboard scan rate and the key debounce period by altering, the oscillator capacitor, COSE, and the key bounce mask capacitor, CMSK.




Figure 4.4: Keypad

5

SOFTWARE SYSTEM AND ASSEMBLERS

The following contents are going to be covered in this chapter:

- 5.1 Introduction
- 5.2 Flow Chart
- 5.3 Assembly Language Programming



CHAPTER FIVE

SOFTWARE SYSTEM AND ASSEMBLERS

5.1 Introduction

Each machine has its own set of instruction based on the design of its Microprocessor. To communicate with the computer, one must give instructions in binary language (machine language), Because it is difficult for most people to write programs in sets of 0's and 1's, computer manufactures have devised English-like words to represent the binary instructions of a machine. Programmers can write programs, called assembly language programs, using these words. Because an assembly language is specific to a given machine.

8085 Machine Language, The 8085 is a microprocessor with 8-bit word length: its instruction set (or language) is designed by using various combinations of these eight bits. The 8085 is an improved version of the earlier processor 8085A, an instruction is a binary pattern entered through an input device in memory to command the microprocessor to perform that specific function.


8085 Assembly Language, Even though the instructions can be written in hexadecimal code, it is still difficult to understand a program written in hexadecimal numbers. Therefore, each manufacture of a microprocessor has devised a symbolic code for each instruction, called a mnemonic, (The word mnemonic is based on the Greek word meaning mindful; that is, a memory aid.) The mnemonic for a particular instruction consists of letters that suggest the operation to be performed by that instruction.


5.2 Flow Chart

The program of the partial controlled room:


- 1- Initialize the critical hour we need and Code Number that contains 4-digits from the keypad, and showing the code on the display (address field of the MC-1).
- 2- Read the time, sensors and keypad and process it.
- 3- Output the result of processing.


The flowchart of the Microprocessor programming that's illustrates in the above steps are shown in the Figure (5.1).





The flow chart of sub rotten is illustrated in figure 5-2 below.





5.3 Assembly Language Programming

Access to Monitor Routines

We may "borrow" several pf the MC-1 monitor routines to simplify our programming tasks, Table 5-1 provides descriptions and calling address for theses routines.

Table 5-1: Monitor routine calling address

Calling address	Mnemonic	Description
0363	UPDAD	Update address. Update address field of the display. The contents of the D-E register pair are displayed in hex in the address field f the display. The contents of all the CPU registers and flags are affected.
036E	UPDDT	Update data. Update data field of the display. The contents of the A register are displayed in hex in the data field of the display and the CPU condition codes are affected.
02E7	RDKBD	Read Keyboard. This routine waits until a character is entered on the hex keyboard and upon return place the value of the character in the A register. The A, H and L registers and the flag flip flops are affected. Note: For RDKBD to work correctly, you must first: Unmask RT 5.5 using the SIM instructions.
05F1	DELAY	Time delay. This routine takes the 16-bit contents of register pair DE and counts down to zero. The returns to the calling program. The A,D and E registers and flags are affected

Table 5.2: Assembly Language Programming.

address	Instructions Set	
2000	MVIB 08	Set the clock
2001		
2002	MVI C 14	
2003		
2004	MVI A 02	initialization
2005		
2006	OUT 20	
2007		
2008	IN 23	Read the time
2009		
200A	ANI 3F	
200B		
200C	MOV H A	
200D	SUB B	
200E	JC 2035	
200F		
2010		
2011	MOV A H	
2012	SUB C	
2013	JNZ 2035	
2014		
2015		
2016	IN 21	
2017		
2018	ANI 01	Read the IR
2019		2000 / C. W. T. P. T.

201A	JZ 2035	
201B		
201C		
201D	OUT 22	Open the door
201E		
201F	LXI D FFFF	Daly time
2020		
2021		
2022	CALL05F1	
2023		
2024		
2025	LXI D FFFF	
2026		
2027		
2028	CALL05F1	
2029		
202A		
202B	MVI A 02	
202C		
202D	OUT 22	
202E		
202F	LXI D FFFF	
2030		
2031		
2032	CALL05F1	
2033		
2034		
2035	IN 21	

2036		
2037	ANI 04	Read the PIR
2038		
2039	JZ 205D	
203A		
203B		
203C	IN 21	
203D		
203E	ANI 02	Read the LDR
203F		I I V / I I I I I I I I I I I I I I I I
2040	JZ 2050	
2041		
2042		
2043	MVI A 18	
2044		
2045	OUT 22	Close the window
2046		
2047	LXI D FFFF	
2048		
2049		
204A	CALL05F1	
204B		
204C		
204D	JMP 2000	
204E		
204F		
2050	MVI A 04	
2051		

2052	OUT 22	Light off
2053		
	LXI D FFFF	
2055		
2056		
2057	CALL05F1	
2058		
2059		
205A	JMP 2000	
205B		
205C		
205D	MVI A 08	
205E		
205F	OUT 22	Light on
2060		
2061	LXI D FFFF	
2062		
2063		
2064	CALL05F1	
2065		
2066		
2067	JMP 2000	
2068		
2069		
20CE	LXI SP20B0	initialization
20CF		
20D0		

20D1	MVI A 08	
20D2		
20D3	SIM	Set the interrupt
20D4	MVI D 12	Set the code
20D5		
20D6	MVI E 12	
20D7		
20D8	CALL0363	Display the code
20D9		
20DA		
20DB	LXI D FFFF	
20DC		
20DD		
20DE	CALL05F1	
20DF		
20E0		
20E1	MVI D 00	
20E2		
20E3	MOVED	
20E4	CALL02E7	Enter the first digit
20E5		
20E6		
20E7	RLC	
20E8	RLC	
20E9	RLC	
20EA	RLC	
20EB	MOV D A	
20EC	PUSH D	

20ED	CALL0363	Display first digit
20EE		
20EF		
20F0	POP D	
20F1	CALL02E7	Enter second digit
20F2		
20F3		
20F4	ORA D	
20F5	PUSH D	
20F6	CALL0363	Display second digit
20F7		
20F8		
20F9	POP D	
20FA	MVI H 20	
20FB		
20FC	MVI L 90	
20FD		
20FE	MOV A D	
20FF	CMP M	Compare the first tow digit
2100	JNZ 2143	
2101		
2102		
2103	CALL02E7	Enter the third digit
2104		
2105		
2106	RLC	
2107	RLC	
2108	RLC	

2109	RLC	
210A	MOVEA	
210B	PUSH D	
210C	CALL0363	Display the third digit
210D		
210E		
210F	POP D	
2110	CALL02E7	Enter the fourth digit
2111		
2112		
2113	ORA E	
2114	PUSH D	
2115	CALL0363	Display the fourth digit
2116		
2117		
2118	POP D	
2119	MVI H 20	
211A		
211B	MVI L 90	
211C		
211D	MOV A E	
211E	CMP M	Compare the last tow digit
211F	JNZ 2143	
2120		
2121		
2122	MVI A 0D	
2123		
2124	OUT 20	

2125		
2126	MVI A 01	
2127		
2128	OUT 22	Open the door
2129		
212A	LXI D FFFF	
212B		
212C		
212D	CALL05F1	
212E		
212F		
2130	LXI D FFFF	
2131		
2132		
2133	CALL05F1	
2134		
2135		
2136	MVI A 02	
2137		
2138	OUT 22	Close the door
2139		
213A	LXI D FFFF	
213B		
213C		
213D	CALL05F1	
213E		
213F		
2140	JMP 2000	Return to the main program

2141			
2142			
2143	MVI A 80		
2144			
2145	OUT 22	Alarm on	
2146			
2147	LXI D FFFF		
2148			
2149			
214A	CALL05F1		
214B			
214C			
214D	LXI D FFFF		
214E			
214F			
2150	CALL05F1		
2151			
2152			
2153	JMP 2000	Return to the main program	
2154			
2155			

SYSTEM TESTING

The following contents are going to be covered in this chapter:

- 6.1 H-Bridge Testing
- 6.2 LDR Circuit Test
- 6.3 Test IR Sensor
- 6.4 test for operation lamp circuit
- 6.5 DS1643 testing
- 6.6 MC-1 microprocessor test

CHAPTER SIX

SYSTEM TESTING

6.1 H-Bridge Testing

First we connect the circuit as shown in figure 6-1, when we connect 5v to signal 1 and 0v to signal 2 motor operates in forward mode and when we connect 0v to signal 1 and 5v to signal 2motor operates in reverse mode.

Next step is adding Optocoupler 4n25 to both side of the circuit, adding Optocoupler causes a problem to circuit, by making the motor not operate.

The problem behind the motor problem is that when we send 0v to Optocoupler this voltage will not reach the base of transistor, so that PNP transistor will not operate. To solve this problem we connect 200ohm resistor at emitter of Optocoupler parallel with H-bridge so when we send 0v to Optocoupler the voltage in the base of H_bridge transistors will be 0v. the final circuit of h-bridge is shown in figure 6-1.




Figure 6.1: H-bridge circuit

6.2 LDR Circuit Test

This circuit is used to know the density of lighting that is outdoor the home.

6.2.1 Circuit building

we disconnect the LDR from the circuit after that we measure the resistor
in darkness which will be 6M ohm, which means open, and when we measure it with
lighting it will be much less than that measured in darkness and as increase the
density of light the resistor is going less, so that it work properly.




Figure 6-2 the left graph is the measurement of the resistance value operation. The right graph is the measurement of the out voltage for the potentiometer from LDR

2. How to know the load variable resistor:

A-we put variable resistor with 100kohm load.

B-we change its load to get level where it will be sensitive to lighting which we measure it (80K ohm).

 We took the voltage that is on the LDR and connect it to Schmitt trigger, which it operates 0-0.7v low and 1.7-3.7v high.

6.3 Test IR Sensor




Figure 6-3 IR sensor

This circuit used to know whether as if there is a person near to the door.

6.3.1 Circuit building

First we connect LED with Vcc and Vss with protection resistor, and on the other side we connect photo diode with Vcc and Vss with protection resistor, then we measure the out put voltage of diode if it was 1.3 V means that there is a person and if it was 1.7 V mean there is no person, the distance between transmitter and receiver is 12 cm.

But the result is not enough to make it as input to Schmitt trigger, for that we do amplification to the current through making the voltage as input to amplifier, so that the out put of the amplifier going large, such that if there is a person the voltage is 5.03V and if there isn't it will be 0.03V.

6.4 TEST FOR OPERATION LAMB CIRCUIT




Figure 6-4 this circuit is used to control the lighting that works on 220v

6.4.1 Circuit huilding

- 1- We connect the moc that works on 5v through connect the 5v on the first pin and the ground on the second one
- 2- We put voltage multimiter on the output of the moc, and measure the voltage on it, the measured that we obtain (14mA), which is enough to operate trigger gate that is on triac
- 3- How to connect triac:
 - a- we connect emetar of triac that is on pin 4 into the moc with gate of triac
 - b- We connect the ANODE to N
 - c- We connect the lamp in series between Vcc (220v) and ANODE1

6.4.2 How this circuit operates

When the vec is connected to the moc from microprocessor then it's it uses for turn on the DIAC, and to pass the current in it, so their circuit was used for isolation between the output and microprocessor, This circuit helps TRIAC to be on which used for the 220 voltage and the current which pass through the lighter to approach N. to be closed circuit, then the lighter will be turned on, and this voltage operate the TRIAC which allow the current to pass into it, as shown in the figure.




Figure 6-5 this circuit is explains current direction

We calculate R1 as follow

First we should know now the led need voltage and current operate, and also how much the maximum load.

$$I = V \setminus R = 5V \setminus 220 = 2.27 \text{ mA}$$

MOC can hold 60 mA so that we choose 220 ohm which give us 2.27mA and we use it because it allow the starting current to run the lead which is found inside the moc.

6.5 DS1643 testing

As we mentioned before we use time keeping RAM to give us the time, we need to read from this chip hours only, so we set in it hour ,minutes and second.

We set this chip through connecting data and address lines, chip enable and control signals through switches as shown in figure 6-4.




Figure 6-6 DS1643 setting circuit.

The first thing we did was setting the write bit to a one and the same for read bit which it 8-bit,7bit of address 1FF8, we enter this address through switches, now to input data to DS1643 we should put it in to read mode as shown in table 6-2.

Table 6-1 DS1643 truth table

Vcc	CE	CE2	OE	WE	MODE	DQ
5v	low	High	Х	low	Write	Data in
5v	low	High	low	high	Read	Data out

Then by using switches we load (C0) into control register which enable us to enter new data to DS1643 register.

In address IFF9 the 6-bit is OSC (active low) to stop and staring the clock oscillator which stopped to increase the shelf life, to start the clock oscillator we set OSC (active low) bit to a zero i.e. oo in to 1FF9.

Frequency test bit

The 6-bit of the 1FFC register is frequency test bit, when the frequency test bit is set to logic "1" and the oscillator is running, the LSB of the second register will toggle at 512HZ .now to measure this frequency the condition of access must remain valid as shown in table 6-2, and we using oscilloscope we maintain signal as shown in figure 6-5.




Figure 6-7 oscillator clock waves

F=1\T =1\0.002 =500HZ

Therefore the frequency we have is near the value it should be, so that DS1643 operate well, Then we set hour, minutes and seconds using the same method we used to setting control register and oscillator, At the end resetting the write bit to logic "0", it enables to transfers the previous value to actual clock counter and allows normal operation to resume, Table 6-3 show all the steps that we explain before.

Table 6-2 DS1643 setting description.

Address (A0-A12)	Data in (DQ0-DQ7)	WE	OE	NOTE
1FF8	C0	1	0	Sitting write bit
1FF9	00	1	0	Sitting clock oscillator
1FFC	40	1	0	Set frequency test bit
1FF9	-	0	1	Test frequency using oscilloscope
1FFB	14	1	0	Load hour by 14 (2PM)
1FFA	00	1	0	Setting minutes to 00
1FF9	00	1	0	Setting second to 00
1FF8	00	1	0	Start counting
1FFB	Fall Care	0	1	Read the hour

Finally, we ensure that the data we entered is available on the register reading it using the circuit shown in figure 6-8 and it was right, after that we disconnect the electric power from DS1643 to ensure that it still operate, and we read the hour after several day and it still operate well.




Figure 6-8 DS1643 reading data

6.6 MC-1 microprocessor test

MC-1 microprocessor is the most important component in our project .so its important to ensure that it is in a good case, we write some programs and execute it.

6.6.1 to chick input and output ports we execute the following program.

2000	MVI A 02	3E
2001	TANK SW	02
2002	OUT 20	D3
2003	121 30.5	20
2004	IN 21	DB
2005		21
2006	OUT 22	D3
2007		22
2008	LXI D FFFF	11

2009	(O-LIZER)	FF
200A		FF
200B	CALL05F1	CD
200C	1294 A.	F1
200D	TMT 2000	05
200E	LXI D FFFF	11
200F		FF
2010		FF
2011	CALL05F1	CD
2012		F1
2013	DATE OF	05
2014	JMP 2004	C3
2015	DITTO IN	04
2016		20

6.6.2 To chick display (seven segments) we execute the following program.

2000	MVI A 02	3E
2001		02
2002	OUT 20	D3
2003	THE PLANT	20
2004	MVI A 00	3E
2005	LI U.S.	00
2006	CALL036E	CD
2007		6E
2008	CALLINE	03
2009	LXI D FFFF	11
200A		FF
200B	The Later	FF

200C	CALL05F1	CD
200D		F1
200E		05
200F	INR A	3C
2010	JMP 2006	C3
2011		06
2012	[MAN A III	20

6.6.3 To chick keypad we execute the following program.

2000	MVI A 02	3E
2001		02
2002	OUT 20	D3
2003		20
2004	MVI A 08	3E
2005		08
2006	SIM	30
2007	CALL02E7	CD
2008		E7
2009		02
200A	OUT 22	D3
200B		22
200C	LXI D FFFF	11
200D		FF
200E	THE RESIDENCE	FF
200F	CALL05F1	CD
2010		F1
2011	CALLESON FOR	05
2012	JMP 2007	C3

2013	07
2014	20

6.6.4 To chick delay instruction we execute the following instruction.

2000	MVI A 02	3E
2001	med anne	20
2002	OUT 20	D3
2003		20
2004	MVI A 0F	3E
2005		0F
2006	OUT 22	D3
2007		22
2008	LXI D FFFF	11
2009		FF
200A		FF
200B	CALL05F1	CD
200C		F1
200D		5
200E	MVI A F0	3E
200F		F0
2010	OUT 22	D3
2011		22
2012	LXI D FFFF	11
2013		FF
2014		FF
2015	CALL05F1	CD
2016		FI

2017		5
2018	LXI D FFFF	11
2019		FF
201A		FF
201B	CALL05F1	CD
201C		F1
201D		5
201E	JMP 2004	C3
201F		4
2020		20

Limitations and Recommendations

The following contents are going to be covered in this chapter:

- 7.1 Limitations of Project
- 7.2 Solutions of the Limitations
- 7.3 The Conclusion
- 7.4 Recommendations

CHAPTER SEVEN

Limitations and Recommendations

7.1 Limitations of Project

We are facing some of limitations in Our Projects that's including the limitations in partial controlled room and we will discuss these limitations and problems in sections as below.

7.1.1 General Limitations of the Partial Controlled Room

The most limitation of the partial controlled room is determined the as the following:

Load of the project

The time factor is the most important Limitations that's face us, load of the project is 1 credit hour and this not enough to such projects.

Design content

Our study plan in applied electronics is lacking to enough design content.

7.1.2 Limitations of the Partial Controlled Room

7.1.2.1 Design of the Circuit and Components

The second Limitations in the Controlled Room is the components of the microprocessor interfacing with inputs and outputs such as 8085A, 8255, and DS1643. And the designing of the circuit, if we want to construct the circuit of the partially controlled room we cant get and give the result that we want. In addition to the Cost of these components are expensive.

Programming Language

The Programming of the Microprocessor 8085A needs more efforts and time because we want to Programming 8085A by using Machine Language (Machine code) so we must convert from Assembly language to machine language.

7.1.2.2 Monitoring component (PIR)

The most limitation of the Monitoring System is determined as the following:

Area that PIR cover

PIR didn't cover all area of the room, but it cover a good area and it nearly enough to prove our idea.

Sensitivity of PIR

PIR depend on the variation of temperature to detect persons, so if a person stay several time without moving PIR will not detect him.

7.1.2.3 Interfacing time keeping ram with UNIT MC-1 MICROPROCESSOR

Because we use kit its impossible to connect this chip as RAM so that microprocessor cant send the address and control signals to read data from its registers.

7.2 Solutions of the problems

We Find and put the Solving of the limitations and problems that's explained in above sections, the solutions are described in sections 7.2.1 and 7.2.2 as below.

7.2.1 Solutions of the controlled room

The solutions of the controlled room are determined as the following:

We use kit unit MC-1 microprocessor 8085A, that's including all components of interfacing Microprocessor with input devices, that saves time, cost and efforts.

Unit MC-1 Microprocessor 8085A is programming directly from the keypad (input device) without Programmer by using the machine code.

7.2.2 Solutions of the Monitoring component (PIR)

The solutions of the limitations of the Monitoring System are determined as the following:

Use PIR that has high sensitivity and special lens to get good sensitivity and covered large area.

7.2.3 Solutions of interfacing time keeping ram DS1643 with unit MC-1 microprocessor.

We need to read data from DS1643 from only one address and there is no need to write data to DS1643 so we give stable address and enable to it, and it becomes ready to give data continuously to microprocessor.

7.3 The Conclusion

This project adds a new technique to control the basic things in any room, the door, lighting and window, and transfer the modern technology in our society. The controlled rooms have a lot of Features and this is some of this Feature as the following:

The controlled room is not expensive when comparing the cost with its benefits. The controlled room is not complex, on the contrary, it's simple to use in every where such as shops, homes and banks...etc.

When using the control room, the people will be feeling more safety and save electrical power and so save money.

7.4 Recommendations

Increase the credit hour of the project from 1 credit hour to 3 credit hour.

Adding courses for design the electronics circuits because it's very benefits for build the circuit and choosing the suitable components for such projects. We hope in the future to add some techniques on our project to be more complementary, as the following:

- Develop our program of microprocessor or use different component than
 PIR to detect if there is any person in the room.
- Develop our project to fully controlled room, by control the temperature of room, use remote control, weekend consideration......etc.

REFERENCES

the purpose of the first the first the second from the blanch

References

- An introduction to electrical machines and transformers (2^{ed} Ed), George McPherson & Robert D.Laramore, John Wiley& Sons, New York-USA, 1990.
- Electronic Devices (6th Ed) , Thomas L.Floyd , Prentice Hall Electronics , Upper Saddle River-New Jersey-Columbus-Ohio-USA , 2002 .
- Motors and Controls, James T. Humphries, Merrill Publishing Company, Columbus-Ohio-USA, 1988.
- Microprocessor Architecture, Ramesh S. Gaonkar (5th Ed.), Prentice-Hall Upper saddle River New jersey 07458 USA, 1999.
- Digital Design (3rd Ed.), M. Morris Mano, Prentice-Hall (Tom Robbins), Upper saddle River New jersey 07458 USA, 2002.
- Electrical Sensors and Transducers, James R.Carstens, Prentice-Hall, Fuglewood Cliffs .N.J.

References

Web sites

http://www.electronickits.com/kit/complete/elec/ck1620.htm

http://www.hobbyprojects.com/

http://www.electronickits.com/

http://www.newdatasheet.com/

http://www.datasheetcatalog.com/

http://www.optoelectronics.perkinelmer.com/Catalog/Category.aspx?CategoryName=

Sensors

http://www.oopic.com/objapp1.htm

http://www.infrared.com/what_is_infrared.htm

http://www.cn.wikipedia.org/wiki/Main_Page

http://www.quasarelectronics.com/componentid.htm

http://www.avr.4mg.com/custom3.html

- Operation From Very Slow Edges
- Improved Line-Receiving Characteristics
- High Noise Immunity


description

Each circuit functions as an inverter, but because of the Schmitt action, it has different input threshold levels for positive-going (V_{T+}) and negative-going (V_{T-}) signals.

These circuits are temperature compensated and can be triggered from the slowest of input ramps and still give clean, jitter-free output signals. SN5414, SN54LS14... J OR W PACKAGE SN7414... D, N, OR NS PACKAGE SN74LS14... D, DB, OR N PACKAGE (TOP VIEW)

	_		
1A[1	14	Vcc
17	2	13	6A
2A[3	12	6Y
2Y[4	11	5A
3A[5	10	5Y
3Y[8	9	4A
GND [7	8	4Y
		_	

SN54LS14...FK PACKAGE (TOP VIEW)



NC - No internal connection

ORDERING INFORMATION

TA	PACKAGET		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	PDIP-N	Tube	SN7414N	5N7414N	
	FDIF-N	Tube	SN74LS14N	SN74LS14N	
		Tube	SN7414D	7414	
0°C to 70°C	SOIC - D	Tape and reel	SN7414DR		
0.010.0	5015-0	Tube	SN74LS14D	LS14	
		Tape and reel	SN74LS14DR		
	SOP-NS	Tape and reel	SN7414NSR	SN7414	
	SSOP - DB	Tape and reel	SN74LS14DBR	LS14	
−55°C to 125°C	CDIP-J	Tube	SN5414J	SN5414J	
		Tube	SNJ5414J	SNJ5414J	
		Tube	SN54LS14J	SN54LS14J	
		Tube	SNJ54LS14J	SNJ54LS14J	
	CFP-W	Tube	SNJ5414W	SNJ5414W	
	SPECTAVY.	Tube	SNJ54LS14W	SNJ54LS14W	
	LCCC - FK	Tube	SNJ54LS14FK	SNJ54LS14FK	

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.fl.com/sc/package.



Please be aware that an important notice concerning availability, standard warrantly, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


COURT DATA information is current as of publication data, sometime to specifications per the terms of Texas instruments warranty. Production processing down not recessorily include if all permitters.



Capyright © 2002. Taxass Instruments Incorporated On products complant to MILPRF-3633, all parameters are tested unitses activative noted. On all other products, production processing does not necessarily include sasting of all parameters.


SN5414, SN54LS14, SN7414, SN74LS14 -EX SCHMITT-TRIGGER INVERTERS ELSTAGE - DECEMBER 1963 - REVISED FEBRUARY 2002

ogic diagram (positive logic)



months shown are for the D, DB, J, N, NS, and W packages.

schematic








QED233

QED234


PACKAGE DIMENSIONS



NOTES:

- 1. Dimensions for all drawings are in inches (mm).
- 2 Tolerance of ± .010 (.25) on all non-nominal dimensions unless otherwise specified.





ESCRIPTION

DED233 / OED234 is a 940 nm GaAs / AlGaAs LED encepsulated in a clear untinted, plastic T-1 3/4 package.

EATURES

- == 940 nm
- material =GaAs with AlGaAs window
- Package type: T-1 3/4 (5mm lens diameter)
- Estched Photosensor: QSD122/123/124
- Medium Emission Angle, 40*
- Output Power
- Package material and color: Clear, untinted, plastic
- all for remote control applications



QED233

QED234

ABSOLUTE MAXIMUM RATINGS Parameter	Symbol		
Derating Temperature		Rating	Unit
Sorage Tomperature	TOPR	-40 to +100	°C
	Tsrg	-40 to +100	°C
odering Temperature (Iron)(2,34)	T _{SOL-I}	240 for 5 sec	
Soldering Temperature (Flow)(2.3)			°C
Continuous Forward Current	Table	260 for 10 sec	*C
everse Voltage	IF.	100	mA
Ower Dissipation(V)	V _R	5	17
	PD	200	V
Forward Current		200	mW
	l=p	1.5	A

leafe power dissipation linearly 2.57 mW/°C above 25°C.

Hux is recommended.

hanol or isopropyl elcohols are recommended as cleaning agents.

leading iron 1/18" (1.6mm) minimum from housing.

conditions: tp = 100 µs, T = 10 ms.

FAMETER	TEST CONDITIONS	DEVICE	SYMBOL	MIN			
Emission Wavelength	I _E = 20 mA	ALL		IVII.IA	TYP	MAX	UNITS
Bandwidth	I _F = 20 mA	ALL	уъе		940		nm
Coefficient of Apr	I _E = 100 mA	1000		50	_	nm	
asion Angle		ALL	TCA	-	0.2		nm/K
Terd Voltage	l _F = 100 mA	ALL	201/2	-	40		Deg.
	$I_F = 100 \text{ mA}, \text{ tp} = 20 \text{ ms}$	ALL	Vr	-	_	1.6	V
Coefficient of V _F	I= = 100 mA	ALL	TC _v		-1.5		2000
e Current	V _H = 5 V	ALL	I _B				mV/K
lient Intensity	$I_{\rm F} = 100$ mA, $tp = 20$ ms	QED233	233	10		10	μA
		QED234		27	-	50	mW/sr
Coefficient of I _E	I _F = 20 mA	ALL	TC,			-	
Time		ALL	100		-0.6	-	%/K
Time	I _F = 100 mA	7,545,755	t-	-	1000	-	- 20
		ALL	1,		1000		ns



QED233

QED234

TYPICAL PERFORMANCE CURVES TBD

Fig. 1 Normalized Radiant Intensity vs. Forward Current




Fig. 2 Forward Voltage Vs. Ambient Temperature




Fig. 3 Normalized Radiant Intensity vs. Wavelength




Fig. 4 Radiation Diagram





Fig. 5 Forward Current vs. Forward Voltage





QED233

QED234

SCLAIMER

ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN, FAIRCHILD DOES NOT SUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT SCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE SENTS OF OTHERS.

SUPPORT POLICY

EXECUTED S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT EXCES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD EXICONDUCTOR CORPORATION. As used herein:

- support devices or systems are devices or systems which, (a) are intended for surgical replant into the body,or (b) support or sustain life, and (c) whose failure to perform when properly sed in accordance with instructions for use provided labeling, can be reasonably expected to result in a sprificant injury of the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



BD439/BD440 BD441/BD442


COMPLEMENTARY SILICON POWER TRANSISTORS


- SGS-THOMSON PREFERRED SALESTYPES
- COMPLEMENTARY PNP NPN DEVICES

DESCRIPTION

The BD439 and BD441 are silicon epitaxial-base NPN power transistors in Jedec SOT-32 plastic package, intented for use in power linear and switching applications.

The complementary PNP types are BD440, and BD442 respectively.





ABSOLUTE MAXIMUM RATINGS

Symbol	ratameter	-	Value		Unit
		NPN	BD439	BD441	-
M		PNP	BD440	BD442	
Veso	Collector-Base Voltage (I _E = 0)		60	80	V
VCES	Collector-Emitter Voltage (VBE = 0)		60		
Voro	Callector-Emitter Voltage (Is = 0)		50	80	V
VEBO	Emitter-Base Voltage (Ic = 0)		2000	80	V
1c	Collector Current	-	5		V
I _{GM}	Collector Peak Current (t ≤ 10 ms)		4		A
la	Base Current		7		A
Ptot	otal Dissipation at T _c ≤ 25 °C		1		A
Tate	Storage Temperature		36		W
				-65 to 150	
PNP tune	Max. Operating Junction Temperature svoltage and current values are negative.		15		°C °C

THERMAL DATA


Riti-case	Thermal	Resistance	Junction-case	Max	3.5	°C/W
Rthj-amb	Thermal	Resistance	Junction-ambient	Max	100	°C/W

ELECTRICAL CHARACTERISTICS (Tcase = 25 °C unless otherwise specified)

Symbol	Parameter	Test	Conditions	Min.	Typ.	Max.	Unit
loso	Collector Cut-off Current (I _E = 0)	for BD439/440 for BD441/442	(1) · · · · · · · · · · · · · · · · · · ·			100	μА
loss	Collector Cut-off Current (VBR = 0)	for BD439/440 for BD441/442	1 MA - AA 4			100	μΛ
IEBO	Emitter Cut-off Current (Ic = 0)	V _{FB} = 5 V				1	mA
VCEO(sus)*	Collector-Emitter Sustaining Voltage (Is = 0)	lo = 100 mA	for DB439/440 for BD441/442	60 80			V
VGE(sat)*	Collector-Emitter Saturation Voltage	tc = 2 A	le = 0.2 A			8.0	٧
V _{BE} *	Base-Emitter Voltage	I _C = 10 mA I _C = 2 A	V _{CE} = 5 V V _{CE} = 1 V		0.58	1.5	V
hee*	DC Current Gain	Ic = 10 mA Ic = 500 mA	V _{CE} = 5 V for BD439/440 for BD441/442 V _{CE} = 1 V for BD439/440 for BD441/442 V _{CE} = 1 V for BD439/440 for BD449/440	20 15 40 40 25 15	130 130 140 140		
FE1/hFE2*	Matched Pair	IC = 500 mA	VcE = 1 V	13		1,4	
f _T	Transition frequency	In = 250 mA	Vos = 1 V	3		21045	MHz

SOT-32 (TO-126) MECHANICAL DATA

DIM.		mm			inch	
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX
A	7.4		7,8	0.291		0.307
В	10.5		10.8	0.413		0.445
b	0.7		0.9	0.028		0.035
b1	0.49		0.75	0.019		0.030
C	2.4		2.7	0.040		0.106
c1	1.0		1.3	0.039		0.050
D	15.4		16.0	0.606		0.629
e		2.2			0.087	
e3	4.15		4.65	0.183		0.183
F		3.8			0.150	
G	3		3.2	0.118		0.126
Н			2.54			D.100
H2		2.15			0.084	



Triac Control Using the COP400 Microcontroller Family

National Semiconductor COP Note 6 February 1981



riac Control Using

the

COP400

Microcontroller Family

Table of Contents

1.0 TRIAC CONTROL

- 1.1 Basic Triad Operation
- 1.2 Triggaring
- 1.3 Zero Voltage Detection
- 1.4 Direct Couple
- 1.5 Pulse Transformer Interface
- 1.6 Faise Turn on

2.0 SOFTWARE TECHNIQUES

- 2.1 Zero Voltage Detection
- 2.2 Processing Time Allocations
 - Half Dycle Approach
 - Full Cycle Approach
- 2.3 Sleady State Triggering

3.0 TRIAC LIGHT INTENSITY CONTROL CODE

3.1 Trian Light Intensity Routine

1.0 Triac Control

The COP466 single-chip controller family mombers provide computational ability and speed which is more than additionable to intelligently manage power control. These control less provide digital control white low cost and short luminary and enhance COPSTM desirability. The COPS controllers around enhance COPSTM desirability. The COPS controllers are capable of 4 µs nycle times which can provide more then adequate computational ability when controlling 60 National COPSTM devices can contour the device to apply in many elicitrical eliterations. A more detailed descriptor of COPS qualifications is available in the COP400 data sheets.

The COPS controller family may be utilized to manage power in many ways. This paper is devoted to the investigation of low cost trian interfaces with the COP400 family micro-controller and software techniques for power control applications.

1.1 BASIC TRIAC OPERATION

A triac is basically a bidirectional switch which can be used to control AC power. In the high-impedance state, the triac hilocks the principal voltage across the main reminists. By pulsing the gate or applying a steady state gate signal, the triac may be triggered into a low impedance state where conduction across the main terminals will occur. The gate signal polarity need not follow the main terminal polarity; however, this does affect the gate current requirements does only the polarity of the main terminal current and the gate current. The four trigger modes are illustrated in Figure 1.




FIGURE 1. Gate Trigger Modes. Polarities Referenced to Main Terminal 1.

Errors Natural ServicionsLoter Comparesson - TU/DIL/19/09

The breakover voltage $(V_{\rm BO})$ is specified with the gate current (λ rr) equal to zero. By increasing the gate current supplied to the triac, $V_{\rm BO}$ can be reduced to cause the triac to go into the current conduction or or state. Once the triac has entered the on state the gain signal need not be present to sustain conduction. The triac will turn healt off when the main terminal current fells below the minimum holding current required to sustain conduction ($v_{\rm BO}$).

A typical current and voltage characteristic curve is given in Figure 2. As can be seen, when the gate voltage and the main terminal 2 (MT2) voltages are positive with respect to MT1 the triac will operate in quandrant 1. In this case the trigger direct sources current to the triac (I+ MODE).




FIGURE 2. Voltage-Current Characteristics

After conduction occurs the main terminal current is independent of the galo current, however, due to the structure of the tries the gate trigger current is decondent on the direction of the main terminal current. The gate current requirements very from mode to mode, in general, a trico is more easily triggered when the gate current is in the same direction as the main terminal current. This can be illustrated in the city of ed in the situation where there is not sufficient gate drive to cause conduction when MT2 is both positive and negative. In this case the tried may act as a single direction SCR and conduction occurs in only one direction. The trigger circuit must be designed to provide trigger currents for the worst cause frigger situation. Another reason ample trigger current must be supplied is to prevent localized heating within the pellet and speed up turn on time. If the triad is herely triggered only a small portion of the junction will begin to conduct, thus causing localized heating and slower turn on. If an insufficient gate pulse is applied damage to the triac may

1.2 TRIGGERING

Gate triggering signals should exceed the minimum rated trigger requirements as sounded by the manufacturer. This is essential to guarantee rapid turn-on time and consistent operation from provide to device. Trisc turn-on time is primarily dependent on the magnitude of the applied gate signs. To obtain decreased turn-on times a sufficiently large gate signal should be applied. Paster turn-on time eliminates localized heat spots within the callel structure and increases triac dependshirty.

Digital logic circuits, without large outliers, may not have the crive copabilities to efficiently turn on a triat. To insure proper operation in all firing situations, external trigger circuitry might become necessary. Also, to prevent notes from disturbing the logic levels, AC/DC solation or coupling inchniques must be utilized. Semilitive gate tricks which require minimal gate input signal and provide a limited amount or main terminal current may be driven cheechy. This paper will focus on 190V_{AC} applications of power control.

1.3 ZERO VOLTAGE DETECTION

In many applications it is advantageous to switch power at the AC insizero vortage prossing in doing this, the device being controlled ty not subjected to inherent AC transients. By utilizing this terminique, greater dependability can be obtained from the switching device and the device being switched, it is also sometimes desirable to reference an event on a cyclic basis corresponding to the AC line frequency. Depending on the head characteristiess, switching times need to be onosen carefully to insure optima performance. Trice controlled AC switching referenced to the AC so Hz line frequency enables precise control over the conduction angle at which the lines is fred. This enables the COPS device to control the power output by increasing or decreesing the conduction angle in each helt drycle.

A wide variety of zero voltage detection circuits are available in various levels of sophistication. COPS devices, in most pases, can compensate for noisy or semi-accurate ZVD circuits. This compensation is utilized in the form of dedounce and delay routines. If a noisy transition occurs near zero volts the COPS device can wait for a valid transition period specified by the maximum amount of noise present. Some software possible are presented in the software section and are commented upon. The minimal detection circuit is snown in Figure 2.

1.4 DIRECT COUPLE

isolation associated problems can be evernome by means of sincer AC coupling. One such method is lituarated in Figure 3. This cross in incorporates a fruit wave rectifier in conjunction with a filter expection to provide the logic power supply. The positive half-byote is allowed to drop ecross the zener dode and be filtered by the capacitor. This crosses a low cost into interface; however, only a limited supply current is available. In order to control the outrant capacitines of this circuit the sance resistor must be modified. However, as more current is required, he power that must be dissipatived in this series resistor necessary. This increases the power dissipation requirements of the series resistor and that system consistent operation, power supply ripple must be mini-

mized, COPS devices can be opurated over a relatively wide power supply range. However, excessive ripple may cause an inedvarient reset operation of the device





FIGURE 3. AC Direct Couple TL/DEVISION 9

1.5 PULSE TRANSFORMER INTERFACE

Digital logic control of triacs is easily accomplished by iriggoing through pulse transformers or space, coupling. The energy step-up gained by using a pulse transformer should provide a more than adequate gate trigger signal. This complas with manufacturers, andboated date sidual technicaments. Pulse transformers also provide AC/LIC isolation naccessary in control legic interfaces. Minimal circuit intertack to the pulse transformer is required as snown in Figure 4. Optical coupling circuits provide isolation, and in some cases adequate gets drive capabilities.



IL/OD/Section

FIGURE 4. Pulse Transformer Interface A logic controlled pulse is applied to the base of the transafor to switch current through the primary of the pulse transformer. The transformer than transfers the signal to the secondary and causes the intec to fire. The onergy transfor that is now available on the secondary is more than adequate to turn on the triac in any of its operating modes. When the pulse transformer is awitched off a lowerise FMT is goneraes in the primary coli which may cause samage to the transistor. The dicide acrosm the primary serves to protect the collector junction of the switching transistor. Another major auvantage is AC isolation, the gate of the brac is now complately isolated from the look partion of the discuit.

1.6 FALSE TURN-ON

When switching an inductive load, voltage spikes may be generalized across the main terminals of the thick which have

the potential of a non-guted turn-on of the tring. This creates the undestrable situation of limited control of the system, in a system with an inductive load the voltage loads the curront by a phese shall corresponding to the amount of industango in the motor. As the current passes near soro, the voltage is at a non-zero value offset due to the phase shift. When the principal current through the triac poliet decreases to a value not occable of sustaining conduction the triac will turn off. At this point in time the voltage across the losminals will instantianuously affain a value corresponding to the phase shift bassaul by the industrie load. The rapid becay of current in the inductor causes an I. dt/dT voltage applied across the ferrenests of the triac. Should this volume exceed the brooking voltage specified for the Iriso, a false

in order to avoid takes turn-on, a shubber network must be adoed ecross the terminals to absorb the excess energy generated by this situation. A common form of this network s a simple RC in series across the terminals. In group to solect the values of the network it is necessary to determine the posic voltage alloweble in the system and the maximum dV/nT stream the trian ran withstand. One approach to obtaining the optimal values for Hs and Cs is to model the effective around and solve for the tried voltage. The snubbur in conjunction with the load can now be modeled as an RLC network. Due to the two storage elements (Limotor, Glanub ber) a second order differential equation is generated. Rethor then approach this problem from a computer standpoint in becomes much easier to obtain design ourves generated for rapid solution of the problem. These design curves are available in many triac publications, (For instance, see RCA application note AN 4745.)

2.0 Software Techniques

2.1 ZERO VOLTAGE DETECTION

In order to intelligently control triaus on a cyclic basis, or accounts time base must be defined. This may be in the form of an AC, 60 Hz sync pulse gamerated by a zero volt detection circuit or a simple real time clock. The COP400 series microcontrollers are suited to accommodate suther of these time base schemes while accomplishing a w

Zero voltage detection is the most useful scheme in AC power control because it affords a real time clock base as well as a reference point in the AC waveform. With this information it is possible to minimize RFI by initiating poweron operations near the AO line voltage aims crossing. It is also possible to fire the trials for only a portion of the cycle. thus utilizing conduction engle manipulation. This is usoful in both motor control and light intensity control.

Soph-sliceted zero voltage delection circuits which are capable of discriminating equinst noise and switch precisely at zero crossing are not necessary when used in conjunction with a COPS device. COPS software is capable of compan sating for noisy or semi-accurate zero votago petection circuits. This can be accomplished by introducing delays and debounce techniques in the software routines. With a given reference point in the AC waveform it now becomes easy

to divide the waveform to efficiently allocate processing time. These techniques are the strated in the code listing of the end of this paper.




FIGURE 5. Current Lag Caused by Inductive Load, Snulbber Circuit

2.2 PROCESSING TIME ALLOCATIONS

Half Cycle Approach

in order to accomplish more than triac liming dead daily time must be rurned into computation time. It appears that the controller is cocupied totally by time delays, which leaves a very limited amount of additional control capability. There are, however, many ways to accomplish existing lasks simultaneously.

On each nelf cycle an initial delay is incorporated to space into the cycle. This dead time may be put to use and very little voltage to the load is secrificed. For example, if the ned is switched on at #74 RAO, the maximum applied RMS voltage to the load is 114VaMS tostiming Verific.

120VaMS) This is illustrated in the figure below.




FIGURE 6. Full Cycle Approach

If a delay of $\pi/4$ RAD (45 degrees) is interned after each zero crossing detection the RMS voltage to the word can be determined in the following manner.

$$V_{LOAD} = \sqrt{\frac{(20\sqrt{2})^2}{(2)\pi}} \frac{1}{(2)} \int_{-\pi/4}^{\pi} \sin^2(a) \, da$$

$$V_{LOAD} = \sqrt{\frac{(120\sqrt{2})^2}{(2)\pi}} (9) (1.420)$$

As can be seen the door time on each half cycle can be 2.06 ms and the load will still see 114.4 V_{EMS} of a V_{ESPPLY} of 120 V_{EMS}. If this approach is implemented the initial delay of 2.06 ms can be used as computation time. The number of instructions which can be executed when operating at 4 µs instruction cycle time is:

Full Cycle Approach

The methods of half cycle and full cycle tragering are very similar in procedure. The main difference is that all timing is referenced from only one (of the two) zero vortage detection transition in each full AC cycle. For most all applications, when varying the conduction engle it is desirable to fire at the same conductor angle each half cycle to maintain a symmetric applied voilage, in prior to eccomplish this the traction may be fired twice from one reference point. When applying this isothique at 8.83 ms delay must be executed to maintain the symmetric applied voltage. This approach provides the most auxiliary computation time in this time 6.83 ms delay may be turned into computational time. The basic flow for this technique is it ustrated below.




FIGURE 7. Pull Cycle Approach

in the above example the zero erresting pulse is debounced on the one-to-zero transition, thus muriding the beginning of a full cycle. Once this transition has been detected, an ini-




FIGURE 8. Steady State Triggering

TL/DOVERTRAS

tial delay of w/4 RAD is incorporated and the time is fired. At this time exactly 8.30 ms is available until the trius need by inogened again. This will provide a symmetric voltage to the load only if the delay is 8.31 ms. During this period the number of instructions which can be executed when operating at 4 µs is:

8.33 ms/4 µs = 2082 (520 instructions at 16 µs)

An alternative approach may be to take the burden from the COPS device by using peripheral devices such as static display controllers, external latones, etc.

2.3 STEADY STATE TRIGGERING

It is possible to trigger a time with a steady state logic level. This is accomplished by allowing the triac gate to sink or source current during the desired on-time. When utilizing this method it becomes easier to trigger the triac and issue it on for many cycles without having to traceute code to retrigger. This approach is advantageous when the triac must be fixed is for relatively long periods and conduction angle fring is not desired, thus more time is evaluable to accomplish auxiliary limits. A steady state on or off signal and externs circulary can accomplish mad tring and free the processor for other tasks. If it is desired to use a pulse

transformer, an external decilitator must be gated in the triac to provide the trigger signet. A pulse train of 10 to 15 kHz is adequate to fire the triac each half cycle. This calls for external components and is relatively costly. If solution associated problems can be follerated or overcome (due power supply transformers, direct AC coupling, etc.), a simple buffar may be utilized in triggering the triac. This method is true vated in Figure 8. The National Semiconductor D66663 displey driver is capable of standy state thing of the triac. National offers many buffers capable of driving several hundred milliamps, which are suitable for driving triacs. On the market lodgy there are many suppliers of sensitive gate triacs which may be triggered directly from a COPS device or in conjunction with a smaller external pulser.

The DS8863 display priver is capable of sinking up to 500 mA, which is adequate to drive a standard from in the off state the driver will not sink current. When a logic "1" is applied to the input the davice will turn on. Keeping the drivers off (supput "1") will prevent the trice from turning on because the buffer does not have the capability of sourcing current. A series resister limits the current from the triac gate and the diode isolates the negative spices from the gate. Since the drive circuit will only sink current in this configuration, the triac will be operating in the Land III-modes.

3.0 Triac Light Intensity Control Code

The following code is not intended to be a final functional program. In order to utilize this program, modifications must be made to specialize the routines. This is intended to illustrate the maltico and is word of control code to command a response such as intensity or demonstry. The control is up to the user and full understanding of the program must be attained before modifications can be implemented.

This program is a general purpose light intensitying routine which may be modified to suit light dimmor explications. The delay noutinos require a 4.459 μs eye a time which can be aliained with a 3.578 MHz crystal (CRI/16 potion). This program divises the helf cycle of a 60 Hz power line into 16 levels, intensity is varied by increasing or decreasing the conduction engle by firing the trac at various levels. The program will increase the conduction engle to a maximum spectred intensity in a fixed amount of time. The time required to intensity to the maximum level is dependent on the number of fire-times per level that is specified (FiNO). This code illustrates a half cycle approach and relies on the permitted by the programmer in the control selection.

Zero crossings of the 60 Hz line are detected and softward debounced to initiate each hair cycle; thus the tries is serviced on every hulf cycle of the power and A level/sublevel approach is utilized to very the conduction angle and provide a prolonged this resigning pariod. The maximum intensity is specified by the "LEVFL" RAM location and time required to get to that evel is specified by the "FINO" RAM location.

Once a level has been specified, the remaining time in the half cycle is then divided into sublevois. The sublevois are increased in steps to the meximum level. The "FINO" RAM location contains the number of times that the mac will be filted per sublevel. Thus creating the intensity time besse. There are 15 vatio sublevels and up to 15 tire-times por subleve. Both these parameters may be increased to provide better resolution and larger intensity periods. To make the trace op-intensity (dim) the sublevels need only to be decreated at that their incremented. If this is done, the conduction angle will east out at the regimmum level and time by means of stepping down the sublevels. When modifying this rectine to incorporate more resolution or increased versability, care must be taken to account for transfer of control instructions to and from the datay routines.

The following is a schematic diagram of the COPS interface to $120^{\circ}\mathrm{AC}$ lamps. The program will intensify or de-intensify the lamps under program control.

3.1 TRIAC LIGHT INTENSIFY ROUTINE

This program intensifies a light source by varying the conduction angle applied to the load. The maximum level of intensity is stored in "LEVEL," and the time to get to that level is specified by "FIND." Both these parameters may be attend to suit specifie applications. To cause the program to de-Intensity the light source, the sublevels must be decremented attentions incremented.




FIGURE 9. Triac Interface for COPS Program

TI-/DO/Wate B



DS1643/DS1643P Nonvolatile Timekeeping RAMs

www.maxim-ic.com

FEATURES

- Integrated NV SRAM, Real-Time Clock, Crystal, Power-Fail Control Circuit and Lithium Energy Source
- Clock Registers are Accessed Identically to the Static RAM. These Registers Reside in the Eight Top RAM Locations.
- Totally Nonvolatile with Over 10 Years of Operation in the Absence of Power
- Access Times of 70ns and 100ns
- BCD-Coded Year, Month, Date, Day, Hours, Minutes, and Seconds with Leap Year Compensation Valid Up to 2100
- Power-Fail Write Protection Allows for ±10% Vcc Power Supply Tolerance
- Lithium Energy Source is Electrically Disconnected to Retain Freshness Until Power is Applied for the First Time
- * DS1643 Only (DIP Module) Standard JEDEC Byte-Wide 8K x 8 RAM Pinout
 - UL Recognized
- DS1643P Only (PowerCap Module Board) Surface Mountable Package for Direct


Connection to PowerCap Containing Rattery and Crystal

Replaceable Battery (PowerCap)

Power-Fail Output

Pin-for-Pin Compatible with Other Densities of DS164XP Timekceping RAM

PIN CONFIGURATIONS



DRDERING INFORMATION

PART	VOLTAGE RANGE (V)	TEMP RANGE	PIN-PACKAGE	TOP MARK
81643-70	5.0	0°C to +70°C	An Harris VI	
\$1643-70	5.0		28 EDIP (0.740a)	DS1643+70
\$1643+100		0°C to +70°C	28 EDIP (0.740a)	DS1643-70
	5.0	0°C to +70°C	28 EDIP (0.740a)	DS1643+100
1643-100	5.0	0°C to +70°C	28 EDIP (0.740a)	
1643P-70+	5.0	0°C to +70°C		DS1543-100
1643P-70	5.0		34-PowerCap*	DS1643P-70
1643P+100	-	0°C to +70°C	34-PowerCap*	DS1643P-70
	5.0	0°C to +70°C	34-PowerCap*	The same of the sa
643P-100	5.0	0°C to +70°C		DS1643P+100
DOOM DOW DO	ORTHUR DENGA		34-PowerCap*	DS1643P-100

¹⁹⁰³⁴⁻PCX, DS9034I-PCX, DS9034-PCX+ required (must be ordered separately).

indicates a lead-free product. The top mark will include a "+" symbol on lead-free devices.

PIN DESCRIPTION

	PIN	****	
PDIP	PowerCap	NAME	FUNCTION
1	1, 2, 3, 31–34	N.C.	No Connection
2	30	A12	
3	25	A7	A STATE OF THE REAL PROPERTY AND ADDRESS OF THE PARTY AND ADDRESS OF TH
4	24	A6	
5	23	A5	
6	22	Λ4	No. of the last of
7	21	A3	THE RESERVE AND DESIGNATION OF SHARE
8	20	A2	Address Inputs
9	19	A1	
10	18	A0	
21	28	A10	
23	29	AII	The last of the la
24	27	A9	The state of the s
25	26	A8	
11	16	DQ0	
12	15	DQI	
13	14	DQ2	The Revenue of the Land of the
15	13	DQ3	
16	12	DQ4	Data Input/Output
17	11	DQ5	
18	10	DQ6	
19	9	DQ7	
20	8	CE	Active-Low Chip-Enable Input
22	7	OE	Active-Low Output-Enable Input
26		CE2	Chip-Enable 2 Input (Active High)
27	6	WE	Active-Low Write-Enable Input
28	5	Vcc	Power-Supply Input
- 11	4	PFO	Active-Low Power-Fail Output. This open-drain pin requires a pullup resistor for proper operation
14	17	GND	Ground
-		X1, X2, V _{BAT}	Crystal Connection, Battery Connection

DESCRIPTION

The DS1643 is an 8K x 8 nonvolatile static RAM with a full function Real Time Clock (RTC) that are both accessible in a byte-wide format. The nonvolatile timekeeping RAM is functionally equivalent to any JEDEC standard 8K x 8 SRAM. The device can also be easily substituted in ROM, EPROM and EEPROM sockets providing read/write nonvolatility and the addition of the real time clock function. The teal time clock information resides in the eight uppermost RAM locations. The RTC registers contain fine month, date, day, hours, minutes, and seconds data in 24-hour BCD format. Corrections for the day would access of incorrect data that can occur during clock update cycles. The double-buffered system also mevents time loss as the timekeeping countdown continues unabated by access to time register data. The but of tolerance condition. This feature prevents loss of data from unpredictable system operation rought on by low V_{CC} as errant access and update cycles are avoided.

PACKAGES

DIP style module integrates the crystal, lithium energy source, and silicon all in one package. The 34DS9034PCX) that contains the crystal and battery. This design allows the PowerCap to be mounted on
of the DS1643P after the completion of the surface mount process. Mounting the PowerCap after the
der reflow. The PowerCap is keyed to prevent reverse insertion. The PowerCap Module Board and
DS9034PCX.

LOCK OPERATIONS—READING THE CLOCK

the DS1643 clock registers should be halted before clock data is read to prevent reading of data in sition. However, halting the internal clock register updating process does not affect clock accuracy. It is halted when a one is written into the read bit, the seventh most significant bit in the control pister. As long as a 1 remains in that position, updating is halted. After a halt is issued, the registers et the count, that is day, date, and time that was current at the moment the halt command was issued. It is internal clock registers of the double-buffered system continue to update so that the clock caracy is not affected by the access of data. All of the DS1643 registers are updated simultaneously at the clock status is reset. Updating is within a second after the read bit is written to 0.

Cap is a registered trademark of Dallas Semiconductor.

Figure 1. Block Diagram




Table 1. Truth Table

Vcc	CE	CE2	OE	-	****		
	_		-	WE	MODE	DQ	POWER
	VIH	X	X	X	Deselect	High Z	
-	X	$V_{\rm R}$	X	X	Deselect		Standby
5V ±10%	V _{IL}	VIII	X	V _L		High Z	Standby
	V _{II} .	VIII	Vπ.		Write	Data In	Active
	ViL			VIH	Read	Data Out	Active
<4.5V >	- AT	Van	VIII	VH	Read	High-Z	Active
VBAT	X	X	X	X	Deselect	High-Z	
<vbat< td=""><td>X</td><td>X</td><td>X</td><td>37</td><td>12-11-11-11-11-11</td><td>- Mgu-Z</td><td>CMOS Standby</td></vbat<>	X	X	X	37	12-11-11-11-11-11	- Mgu-Z	CMOS Standby
775.54	- 12	- 1	Λ	X	Deselect	High-Z	Data Retention Mod

ETTING THE CLOCK

8-bit of the control register is the write bit. Scaling the write bit to a 1, like the read bit, halts updates the DS1643 registers. The user can then load them with the correct day, date and time data in 24 hour format. Resetting the write bit to a 0 then transfers those values to the actual clock counters and lows normal operation to resume.

TOPPING AND STARTING THE CLOCK OSCILLATOR

clock oscillator may be stopped at any time. To increase the shelf life, the oscillator can be turned off minimize current drain from the battery. The OSC bit is the MSB for the seconds registers. Setting it to stops the oscillator.

REQUENCY TEST BIT

of the day byte is the frequency test bit. When the frequency test bit is set to logic 1 and the ellator is running, the LSB of the seconds register will toggle at 512Hz. When the seconds register is read, the DQ0 line will toggle at the 512Hz frequency as long as conditions for access remain valid CE low, OE low, CE2 high, and address for seconds register remain valid and stable).

CLOCK ACCURACY (DIP MODULE)

The DS1643 is guaranteed to keep time accuracy to within ±1 minute per month at 25°C.

CLOCK ACCURACY (POWERCAP MODULE)

The DS1643P and DS9034PCX are each individually tested for accuracy. Once mounted together, the module is guaranteed to keep time accuracy to within ±1.53 minutes per month (35ppm) at 25°C.

Table 2. Register Map-Bank1

ADDRESS		DATA							-	
	B ₇	B ₆	B ₅	B ₄	B ₃	D	***	-	FUNCTION	RANGE
1FFF	-	-	-		103	B ₂	B ₁	\mathbf{B}_0	- one non	MANGE
1FFE	X	X	X			-	-	-	Year	00-99
1FFD	X	X	-			T	_	_	Month	01-12
IFFC	X	Ft	X	X		_	_		Date	01-31
IFFB	X	X			X		-	-	Day	01-07
1FFA	X					_		-	Hour	00-23
1FF9	OSC					- 1		_	Minutes	00-59
1FF8	W	R	X	- v	Y		-	_	Seconds	00-59
			-74	X	X	X	X	X	Control	Λ

SC = STOP BIT

R = READ BIT

FT = FREQUENCY TEST

W= WRITE BIT

X = UNUSED

see: All indicated "X" hits are not used but must be set to "0" for proper clock operation.

RETRIEVING DATA FROM RAM OR CLOCK

DS1643 is in the read mode whenever WE (write enable) is high and CE (chip enable) is low. The svice architecture allows ripple-through access to any of the address locations in the NV SRAM. Valid will be available at the DQ pins within tax after the last address input is stable, providing that the CE at access times and states are satisfied. If CE or OE access times are not met, valid data will be at the latter of chip enable access (tcex) or at output enable access time (toex). The state of the input/output pins (DQ) is controlled by CE and OE. If the outputs are activated before tax, the data are driven to an intermediate state until tax. If the address inputs are changed while CE and OE main valid, output data will remain valid for output data hold time (toh) but will then go indeterminate the next address access.

IRITING DATA TO RAM OR CLOCK

EDS1643 is in the write mode whenever WE and CE are in their active state. The start of a write is strenged to the latter occurring transition of WE or CE. The addresses must be held valid throughout eyele. CE or WE must return inactive for a minimum of two prior to the initiation of another read or eyele. Data in must be valid tos prior to the end of write and remain valid for toh afterward. In a earl application, the OE signal will be high during a write cycle. However, OE can be active provided eare is taken with the data bus to avoid bus contention. If OE is low prior to WE transitioning low data bus can become active with read data defined by the address inputs. A low transition on WE will disable the outputs twee after WE goes active.

DATA RETENTION MODE

When V_{CC} is within nominal limits ($V_{CC} > 4.5V$) the DS1643 can be accessed as described above with or write cycles. However, when V_{CC} is below the power-fail point V_{DF} (point at which write notection occurs) the internal clock registers and RAM are blocked from access. This is accomplished the driven active low and will remain active until V_{CC} returns to nominal levels. When V_{CC} falls below the cock activity, RAM, and clock data are maintained from the battery until V_{CC} is returned to nominal level. The RST signal is an open drain output and requires a pull up. Except for the RST, all control, data, and address signals must be powered down when V_{CC} is powered down.

BATTERY LONGEVITY

DS1643 has a lithium power source that is designed to provide energy for clock activity, and clock RAM data retention when the V_{CC} supply is not present. The capability of this internal power supply sufficient to power the DS1643 continuously for the life of the equipment in which it is installed. For excification purposes, the life expectancy is 10 years at 25°C with the internal clock oscillator running in absence of V_{CC} power. Each DS1643 is shipped from Dallas Semiconductor with its lithium energy the lithium energy source is enabled for battery backup operation. Actual life expectancy of the lithium energy source is enabled for battery backup operation. Actual life expectancy of the sent.




1N4001/L - 1N4007/L


1.0A RECTIFIER

Features

- Diffused Junction
- High Current Capability and Low Forward Voltage Drop
- Surge Overload Rating to 30A Peak
- Low Reverse Leakage Current
- Plastic Material: UL Flammability Classification Rating 94V-0



- Case: Molded Plastic
- Terminals: Plated Leads Solderable per MIL-STD-202, Method 208
- Polarity: Cathode Band
- Weight: DO-41 0.30 grams (approx) A-405 0.20 grams (approx)
- Mounting Position: Any
- Marking: Type Number



	DO-41	Plastic	A-405		
Dim	Min	Max	Min	Max	
A	25.40	-	25.40	110,000	
В	4.06	5.21	4.10	5.20	
C	0.71	0.864	0.53	0.64	
D	2.00	2.72	2.00	2.70	

1." Suffix Designates A-405 Packago No Suffix Designates DO-41 Package

Maximum Ratings and Electrical Characteristics

© T_A = 25°C unless otherwise specified

Single phase, half wave, 60Hz, resistive or inductive load, For capacitive load, derate current by 20%.

Characteristic Peak Repetitive Reverse Voltage Working Pook One	Symbol	1N 4001/L	1N 4002/L	1N	1N	TN	IN	400	
Working Poak Reverse Voltage DC Blocking Voltage	Ventu		+uuz/L	4003/L	4004/L	4005/L	4006/L	1N 4007/L	Unit
RMS Reverse Voltage	VHWM Va	50	100	200	400	600	800	1000	v
Average Rectified Output Current (Note i)	Valendo	35	70	140	280	400	1000		·V
1	lo					420	580	700	A
Non-Repetitive Peek Forward Surge Current 8.3ms single half sine-wave superimposed on rated load UEDEC Method)			-	_	1.0				A
orward Voltage	PSM				30				A
Pack Reverse Current © IF = 1.0A	VFM			-	1.0				~
# Rated DC Blocking Voitage # TA = 25°C	law				5.0		_		٧
January Capacitance (Note of	G				50				μА
ypical Thermal Resistance Junction to Ambient			15				8	-+	
Exhibit DC Blocking Voltage Temporature	Pa.u				100	-	0		pF
perating and Storage Temporature Hange (Note 3)	TA				-	_		1	KW
(Note 3)	T, Tara	-	-	11111	+150				°C
	-	-	_	-65	to +175				·C

- 1. Leads maintained at amoient temperature at a distance of 9.5mm from the case.
- 2. Measured at 1. MHz and applied reverse voltage of 4.0V DC.
- 3. JEDEC Value






Fig. 1 Forward Current Derating Curve



 V_{μ} , INSTANTANEOUS FORWARD VOLTAGE (V) Fig. 2 Typical Forward Characteristics



NUMBER OF CYCLES AT 60 Hz
Fig. 3 Max Non-Repetitive Peak Fwd Surge Current




Fig. 4 Typical Junction Capacitance





6-Pin DIP Random-Phase **Optoisolators Triac Driver Output** (400 Volts Peak)

The MOC3020 Series consists of gallium arsenide infrared emitting diodes, optically coupled to a silicon bilateral switch.

 To order devices that are tested and marked per VDE 0884 requirements, the suffix "V" must be included at end of part number. VDE 0884 is a test option. They are designed for applications requiring isolated triac triggering.

Recommended for 115/240 Vac(rms) Applications:

- Scienoid/Valve Controls
- Lamp Ballasts
- Interfacing Microprocessors to 115 Vac Peripherals
- Motor Controls

- · Static ac Power Switch
- Solid State Relays
- Incendescent Lamp Dimmers

MOC3021 (IFT = 15 mA Max) MOC3022 [FT = 10 mA Max] MOC3023* [FT = 5 mA Max] *Motorola Preferred Device



MAXIMUM RATINGS (TA = 25°C unless otherwise noted)

Rating	Symbol	Value	74.00
NFRARED EMITTING DIODE		value	Unit
Reverse Voltage	T . T		
Forward Current — Continuous	VR.	3	Volts
Total Power Dissipation @ T _A = 25°C	IF.	60	mA
Negligible Power in Triac Driver Derate above 25°C	Po	100	mW
UTPUT DRIVER		1.33	mW/°C

OTAL DEVICE		4	mW/4C
Total Power Dissipation @ T _A = 25°C Densie above 25°C	Po	300	mW
(PW = 1 ms, 120 pps)	htsw.	1	A
Peak Repetitive Surge Current	VDRM	400	Volts
Off-State Output Terminal Voltage	I v. I	200000	_

Isolation Surge Voltage(1) (Peak at Voltage, 60 Hz, 1 Second Duretion)	Viso	7500	Visc(pic)
Total Power Dissipation @ T _A = 25°C Denate above 25°C	PD	330	mW
Junction Temperature Range		4.4	mW/-C
Ambient Operating Temperature Range(2)	TJ	-40 to +100	C
Storage Temperature Range(2)	TA	-40 to +86	"C
Soldering Temperature (10 s)	Telg	-40 to +150	°C
isolation surge voltage. Visio, is an insernal density dis-	TL	260	°C

- 1. Isolation aurge voltage, V_{ISO}, is an internal device dielectric breakdown rating. For this test, Pins 1 and 2 are common, and Pins 4, 5 and 6 are common.
- 2. Refer to Quality and Reliability Section in Opto Data Book for information on test conditions.

Proferred devices are Motorola recommended choices for future use and best grand value GlobalOptoisolator is a trademark of Motorola. Inc.

SCHEMATIC -05 YA US 30 1. ANODE

- 2. CATHODE
- 3 NC
- 4. MAIN TERMINAL
- 5. SUBSTRATE DO NOT CONNECT
- 6. MAIN TERMINAL

MOC3021 MOC3022 MOC3023

ELECTRICAL CHARACTERISTICS (TA = 25°C unless otherwise noted)

Characterístic	Symbol	Min	Тур	Max	1 11 11
NPUT LED	1		iyp	Max	Unit
Reverse Leakage Current (VR = 3 V)	I _R	-	0.05	100	μА
Forward Voltage (IF = 10 mA)	VF	-	1.15	1.5	Volts
OUTPUT DETECTOR (IF = 0 unless otherwise noted)					
Peak Blocking Current, Either Direction (Rated VORM(1))	IDRM	-	10	100	nA.
Peak On-State Voltage, Either Direction (I TM = 100 mA Peak)	V _{TM}	-	1.8	3	Volts
Critical Rate of Rise of Off-State Voltage (Figure 7, Note 2)	dvidt		40		
OUPLED			10	-	V/µs
LED Trigger Current, Current Required to Latch Output (Main Terminal Voltage = 3 V(3)) MOC3021 MOC3022 MOC3023	IFT	- 1	8 -	15 10 5	nsA:
Holding Current, Either Direction	l _H	-	100		цA

Test voltage must be applied within dvidt rating.

This is static dv/dt. See Figure 7 for test circuit. Commutating dv/dt is a function of the load-driving thyristor(s) only.
 All devices are guaranteed to trigger at an ip value less than or equal to max ip: Therefore, recommended operating ip lies between max ip: (15 mA for MOC3021, 10 mA for MOC3022, 5 mA for MOC3023) and absolute max ip: (80 mA).

TYPICAL ELECTRICAL CHARACTERISTICS

TA = 25°C




Figure 1. LED Forward Voltage versus Forward Current




Figure 2. On-State Characteristics

14 C3 1.3 12 11 11 11 11 0.6 -40 -20 0 20 40 60 80 100 TA, AMBIENT TEMPERATURE (°C)

Figure 3. Trigger Current versus Temperature

MOC3021 MOC3022 MOC3023




Figure 4. LED Current Required to Trigger versus LED Pulse Width




Figure 5. dv/dt versus Temperature





Figure 6. Leakage Current, IDRM versus Temperature




- The moreury wetted relay provides a high speed repeated pulse to the D.U.T.
- 100x scope probes are used, to allow high speeds and voltages.
- 3. The worst-case condition for static dw/ct is established by triggering the D.U.T. with a normal LED input current, then removing the current. The variable RTEST allows the dw/dt table gradually increased until the D.U.T. continues to trigger in response to the applied voltage pulse, even after the LED current has been removed. The dw/ct is then decreased until the D.U.T. stops triggering, vRC is measured at this point and recorded.

APPLIED VOLTAGE $V_{max} = 400 \text{ V}$ $0 \text{ VOLTS} - \frac{0.63 \text{ V}_{max}}{\varsigma_{RC}} = \frac{262}{\varsigma_{RC}}$

Figure 7. Static dv/dt Test Circuit

MOC3021 MOC3022 MOC3023



 This optoisolator should not be used to drive a load directly. It is intended to be a trigger device only.

Additional information on the use of optically coupled triac crivers is available in Application Note AN-780A.

In this circuit the "hat" side of the line is switched and the load connected to the cold or ground side.

The 39 ohm resistor and 0.01 µF capacitor are for snubbing of the triac, and the 470 ohm resistor and 0.05 µF capacitor are for snubbing the coupler. These components may or may not be necessary depending upon the particular triac and load used.

Figure 8. Typical Application Circuit













6-Pin DIP Optoisolators **Transistor Output**

The 4N25/A, 4N26, 4N27 and 4N28 devices consist of a gallium arsenide infrared emitting diode optically coupled to a manolithic silicon phototransistor

- Most Economical Optoisolator Choice for Medium Speed, Switching Applications
- Meets or Exceeds All JEDEC Registered Specifications
- To order devices that are tested and marked per VDE 0884 requirements, the suffix "V" must be included at end of part number. VDE 0884 is a test option.

Applications

- General Purpose Switching Circuits
- Interfacing and coupling systems of different potentials and Impedances
- I/O Interfacing
- Solid State Relays

MAXIMUM RATINGS (TA = 25°C unless otherwise noted)

Rating	Symbol	ARCKSON	1	
NPUT LED	бульы	Value	Unit	
Reverse Voltage				
Forward Current — Continuous	VR	3	Voits	
	le le	60	mA.	
LED Power Dissipation @ TA = 25°C with Negligible Power in Output Detoclor Derate above 25°C	PD	120	mW	
UTPUT TRANSISTOR		1.41	mW/°C	

Collector-Emitter Voltage			
Emitter-Collector Voltage	VCEO	30	Volts
	VECO	7	Volts
Collector-Base Voltage	Vcao	70	Volts
Collector Current — Continuous	lo	150	mA
Detector Power Dissipation @ TA = 25°C with Negligible Power in Input LED Derate above 25°C	PD	150	mW
OTAL DEVICE		1.76	mW/°C

TOTAL DEVICE

THE SETTICE			
(Peak ac Voltage, 60 Hz, 1 sec Duration)	Viso	7500	Vac(pk)
Total Device Power Dissipation @ T _A = 25°C Denate above 25°C	Po	250 2.94	mW
Ambient Operating Temperature Range(2)	TA	-55 to +100	mW//c
Storage Temperature Range(2)	Tstg	-55 to +150	*°C
Soldering Temperature (10 sec. 1/16" from case)	TL	280	°C

- 1. Isolation surge voltage is an internal device dielectric breakdown rating. For this test, Pins 1 and 2 are common, and Pins 4, 5 and 6 are common.
- 2. Refer to Quality and Reliability Section in Opto Data Book for information on test conditions.

Preferred devices are Motorola recommended choloss for future use and best overall value. GlobalOptoisolator is a trademark of Motorola, Inc.




4N26* [CTR = 20% Min]

4N27

4N28 [CTR = 10% Min]


*Motorola Preferred Devices





STANDARD THRU HOLE CASE 730A-04

SCHEMATIC



PIN 1. LED ANDDE

- 2. LED CATHODE
- 3. N.C.
- 4. EMITTER
- 5. COLLECTOR
- 6. BASE



4N25 4N25A 4N26 4N27 4N28

ELECTRICAL CHARACTERISTICS (TA = 25°C unless otherwise noted)(1)

Characteristic		Symbol	I same	1 - 10		
INPUT LED		- Symbol	Min	Typ(1)	Max	Uni
Forward Voltage (Ip = 10 m/L)	TA = 25°C	VE				
	TA = -55°C TA = 100°C	- VF	2	1.15	1.5	Volt
Roverse Leakage Current (VR = 3 V)		l _R		1.05	-	
Capacitance (V = 0 V, f = 1 MHz)		C.I	100	-	100	μА
OUTPUT TRANSISTOR		- 0,1	-	18	355	DF
Collector-Emitter Dark Current (VCE = 10 V. TA = 25°C	4N25,25A,26,27 4N28	ICEO	-	1	50	nA.
(VCE = 10 V, TA = 100°C)	All Devices	2000	_	1	100	_
Collector-Base Dark Current (VCB = 10 V)		CEO	-	1	_	NA.
Collector-Emitter Breakdown Voltage (IC = 1 mA)		ICBO	-	0.2	-	пA
Collector-Base Broakdown Voltage (IC = 100 µA)		V(BR)CEO	30	45	-	Volts
Emitiar-Collector Breakdown Voltage (IE = 100 µA)		V(BR)CBO	70	100	120	Volts
DC Current Gain (IC = 2 mA, VCE = 5 V)		V(BR)ECO	7	7.8	-	Voits
		hre		500	-	-
Collector-Emitter Capacitance (f = 1 MHz, V _{CE} = 0)		CCE	-	7	_	DF
Collector-Base Capacitance (f = 1 MHz, V _{CB} = 0)		CCB	-	19	-	pF
Emilter-Base Capacitance (I = 1 MHz, VEB = 0) OUPLED		CEB	_	9		-
	240					pF
Output Collector Current (Ip = 10 mA, VCE = 10 V) 4N25,25A,26 4N27,28		Ic (CTR)(2)	2 (20) 1 (10)	7 (70) 5 (50)	-	mA (%)
Collector - Emitter Saturation Voltage (I _C = 2 mA, I _F = 50 mA)		VCE(sat)	_	0.15	0.5	16.6
Turn-On Time (I _F = 10 mA, V _{CC} = 10 V, R _L = 100 Ω)(3)		tan	-	2.8	0.0	Volts
Turn-Off Time (I _F = 10 mA, V _{CC} = 10 V, R _L = 100 Ω)(3)		loff	_	4.5		μs
Rise Time (Ip = 10 mA, V _{CC} = 10 V, R _L = 100 H)(3)		tr	-	1000		113
all Time (Ip = 10 mA, V _{CC} = 10 V, R _L = 100 Ω)(3)		te		1.2	-	μs
solation Voltage (f = 60 Hz, t = 1 sec)(4).		Viso	7500	1.3	-	на
solation Resistance (V = 500 V)(4)		Riso	1011	=		Vac(pk)
colation Capacitance (V = 0 V, f = 1 MHz)(4)		F	- 17	-	-	73
Always design to the specified minimum/m Current Transfer Radio (CTR) = Ic/lic x 100		CISO	-	0.2	_	pF

TYPICAL CHARACTERISTICS




Figure 1. LED Forward Voltage versus Forward Current




Figure 2. Output Current versus Input Current




Figure 3. Collector Current versus Collector-Emitter Voltage




Figure 4. Output Current versus Ambient Temperature




Figure 5. Dark Current versus Ambient Temperature




Figure 6. Rise and Fall Times (Typical Values)

4N25 4N25A 4N26 4N27 4N28




Figure 7. Turn-On Switching Times (Typical Values)




Figure 8. Turn-Off Switching Times (Typical Values)




Figura 9. DC Current Gain (Detector Only)




Figure 10. Capacitances versus Voltage




Figure 11. Switching Time Test Circuit and Waveforms